Skip to content

Latest commit

 

History

History
11 lines (9 loc) · 589 Bytes

README.md

File metadata and controls

11 lines (9 loc) · 589 Bytes

Simulations

ALU_SIM

Hardware simulations Simulates a simple 8 bit alu. Can perform Arithmetic operations (Add, Subtract, Add w/ carry), Logic operations (AND, OR, XOR, NOT, logical shift left & right), and Store, Simple branching. CCR bits automatically update.

How to use. Enter a number into Register A, and Register C max of 255. Then select an operation. Shifts and NOT operate on Register B only, all other logic ops and Arithmetic ops are performed B <- A "logicOp/ArithmeticOp" C. Store C <- B.

VHDL Simulations

VHDL structural modeling of a 64 bit carry lookahead adder.