Skip to content

Commit 9659ab4

Browse files
remove privileged registers
1 parent 8005c31 commit 9659ab4

File tree

7 files changed

+10
-31
lines changed

7 files changed

+10
-31
lines changed

src/dwarf/dwarf.h

Lines changed: 4 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1664,9 +1664,10 @@ X(Ds, 53, ds, 0, 2) \
16641664
X(Fs, 54, fs, 0, 2) \
16651665
X(Gs, 55, gs, 0, 2) \
16661666
X(FsBase, 58, fsbase, 0, 0) \
1667-
X(GsBase, 59, gsbase, 0, 0) \
1668-
X(Tr, 62, tr, 0, 0) \
1669-
X(Ldtr, 63, ldtr, 0, 0)
1667+
X(GsBase, 59, gsbase, 0, 0)
1668+
// privileged registers:
1669+
// X(Tr, 62, nil, 0, 0) \
1670+
// X(Ldtr, 63, nil, 0, 0)
16701671

16711672
typedef U32 DW_Reg;
16721673

src/lib_rdi/rdi.h

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -239,8 +239,6 @@ RDI_RegCodeX64_fdp = 91,
239239
RDI_RegCodeX64_mxcsr_mask = 92,
240240
RDI_RegCodeX64_cetmsr = 93,
241241
RDI_RegCodeX64_cetssp = 94,
242-
RDI_RegCodeX64_tr = 95,
243-
RDI_RegCodeX64_ldtr = 96,
244242
} RDI_RegCodeX64Enum;
245243

246244
typedef RDI_U32 RDI_BinarySectionFlags;
@@ -660,8 +658,6 @@ X(fdp, 91)\
660658
X(mxcsr_mask, 92)\
661659
X(cetmsr, 93)\
662660
X(cetssp, 94)\
663-
X(tr, 95)\
664-
X(ldtr, 96)\
665661

666662
#define RDI_TopLevelInfo_XList \
667663
X(RDI_Arch, arch)\

src/rdi/rdi.mdesk

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -379,8 +379,6 @@ RDI_RegCodeX64Table:
379379
{mxcsr_mask 92}
380380
{cetmsr 93}
381381
{cetssp 94}
382-
{tr 95}
383-
{ldtr 96}
384382
}
385383

386384
@enum(RDI_U32) RDI_Arch:

src/regs/generated/regs.meta.c

Lines changed: 3 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -94,7 +94,7 @@ case Arch_x64:{result = regs_g_alias_code_x64_usage_kind_table;}break;
9494
return result;
9595
}
9696
C_LINKAGE_BEGIN
97-
REGS_UsageKind regs_g_reg_code_x64_usage_kind_table[95] =
97+
REGS_UsageKind regs_g_reg_code_x64_usage_kind_table[93] =
9898
{
9999
REGS_UsageKind_Normal,
100100
REGS_UsageKind_Normal,
@@ -189,8 +189,6 @@ REGS_UsageKind_Normal,
189189
REGS_UsageKind_Normal,
190190
REGS_UsageKind_Normal,
191191
REGS_UsageKind_Normal,
192-
REGS_UsageKind_Normal,
193-
REGS_UsageKind_Normal,
194192
};
195193

196194
REGS_UsageKind regs_g_alias_code_x64_usage_kind_table[95] =
@@ -292,7 +290,7 @@ REGS_UsageKind_Vector,
292290
REGS_UsageKind_Vector,
293291
};
294292

295-
String8 regs_g_reg_code_x64_string_table[95] =
293+
String8 regs_g_reg_code_x64_string_table[93] =
296294
{
297295
str8_lit_comp(""),
298296
str8_lit_comp("rax"),
@@ -387,8 +385,6 @@ str8_lit_comp("k6"),
387385
str8_lit_comp("k7"),
388386
str8_lit_comp("cetmsr"),
389387
str8_lit_comp("cetssp"),
390-
str8_lit_comp("tr"),
391-
str8_lit_comp("ldtr"),
392388
};
393389

394390
String8 regs_g_alias_code_x64_string_table[95] =
@@ -490,7 +486,7 @@ str8_lit_comp("mm6"),
490486
str8_lit_comp("mm7"),
491487
};
492488

493-
REGS_Rng regs_g_reg_code_x64_rng_table[95] =
489+
REGS_Rng regs_g_reg_code_x64_rng_table[93] =
494490
{
495491
{0},
496492
{(U16)OffsetOf(REGS_RegBlockX64, rax), 8},
@@ -585,8 +581,6 @@ REGS_Rng regs_g_reg_code_x64_rng_table[95] =
585581
{(U16)OffsetOf(REGS_RegBlockX64, k7), 8},
586582
{(U16)OffsetOf(REGS_RegBlockX64, cetmsr), 8},
587583
{(U16)OffsetOf(REGS_RegBlockX64, cetssp), 8},
588-
{(U16)OffsetOf(REGS_RegBlockX64, tr), 2},
589-
{(U16)OffsetOf(REGS_RegBlockX64, ldtr), 2},
590584
};
591585

592586
REGS_Slice regs_g_alias_code_x64_slice_table[95] =

src/regs/generated/regs.meta.h

Lines changed: 3 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -101,8 +101,6 @@ REGS_RegCodeX64_k6,
101101
REGS_RegCodeX64_k7,
102102
REGS_RegCodeX64_cetmsr,
103103
REGS_RegCodeX64_cetssp,
104-
REGS_RegCodeX64_tr,
105-
REGS_RegCodeX64_ldtr,
106104
REGS_RegCodeX64_COUNT,
107105
} REGS_RegCodeX64;
108106

@@ -301,16 +299,14 @@ REGS_Reg64 k6;
301299
REGS_Reg64 k7;
302300
REGS_Reg64 cetmsr;
303301
REGS_Reg64 cetssp;
304-
REGS_Reg16 tr;
305-
REGS_Reg16 ldtr;
306302
};
307303

308304
C_LINKAGE_BEGIN
309-
extern REGS_UsageKind regs_g_reg_code_x64_usage_kind_table[95];
305+
extern REGS_UsageKind regs_g_reg_code_x64_usage_kind_table[93];
310306
extern REGS_UsageKind regs_g_alias_code_x64_usage_kind_table[95];
311-
extern String8 regs_g_reg_code_x64_string_table[95];
307+
extern String8 regs_g_reg_code_x64_string_table[93];
312308
extern String8 regs_g_alias_code_x64_string_table[95];
313-
extern REGS_Rng regs_g_reg_code_x64_rng_table[95];
309+
extern REGS_Rng regs_g_reg_code_x64_rng_table[93];
314310
extern REGS_Slice regs_g_alias_code_x64_slice_table[95];
315311

316312
C_LINKAGE_END

src/regs/rdi/generated/regs_rdi.meta.c

Lines changed: 0 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -106,8 +106,6 @@ case REGS_RegCodeX64_k6:{result = RDI_RegCodeX64_k6;}break;
106106
case REGS_RegCodeX64_k7:{result = RDI_RegCodeX64_k7;}break;
107107
case REGS_RegCodeX64_cetmsr:{result = RDI_RegCodeX64_cetmsr;}break;
108108
case REGS_RegCodeX64_cetssp:{result = RDI_RegCodeX64_cetssp;}break;
109-
case REGS_RegCodeX64_tr:{result = RDI_RegCodeX64_tr;}break;
110-
case REGS_RegCodeX64_ldtr:{result = RDI_RegCodeX64_ldtr;}break;
111109
}
112110
}break;
113111
case Arch_x86:
@@ -220,8 +218,6 @@ case RDI_RegCodeX64_k6:{result = REGS_RegCodeX64_k6;}break;
220218
case RDI_RegCodeX64_k7:{result = REGS_RegCodeX64_k7;}break;
221219
case RDI_RegCodeX64_cetmsr:{result = REGS_RegCodeX64_cetmsr;}break;
222220
case RDI_RegCodeX64_cetssp:{result = REGS_RegCodeX64_cetssp;}break;
223-
case RDI_RegCodeX64_tr:{result = REGS_RegCodeX64_tr;}break;
224-
case RDI_RegCodeX64_ldtr:{result = REGS_RegCodeX64_ldtr;}break;
225221
}
226222
}break;
227223
case Arch_x86:

src/regs/regs.mdesk

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -99,8 +99,6 @@ REGS_RegTableX64:
9999
{k7 64 Normal}
100100
{cetmsr 64 Normal}
101101
{cetssp 64 Normal}
102-
{tr 16 Normal}
103-
{ldtr 16 Normal}
104102
}
105103

106104
@table(name base off size usage)

0 commit comments

Comments
 (0)