Skip to content

Verilator for testing #9

@Nic30

Description

@Nic30

In future it will be very usefull to simulate generated circuits in verilator. However this will take some time. But for now it would be very useful if we can just check the generated code for the syntax correctness. The Verilator is a good tool for this job.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions