In future it will be very usefull to simulate generated circuits in verilator. However this will take some time. But for now it would be very useful if we can just check the generated code for the syntax correctness. The Verilator is a good tool for this job.