[BUG] Possible misaligned memory access in GPU fused vector workspace

[balos1]

As discussed in #617 (comment). The fused operations buffer usage for the CUDA, HIP, SYCL, and RAJA vectors may result in undefined behavior due to misaligned memory accesses.