Skip to content

Convert interfaces to HDL as well (VHDL records, SV interface) #32

@Nic30

Description

@Nic30
  1. Extract interface as a VHDL records, SV interfaces and not just a separate signals.
  2. Nice methods for connecting rather than assignments.

Metadata

Metadata

Assignees

No one assigned

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions