1. Extract interface as a VHDL records, SV interfaces and not just a separate signals. 2. Nice methods for connecting rather than assignments.