Skip to content

Commit 80d72a6

Browse files
authored
Update README.md
1 parent 32c0a1b commit 80d72a6

File tree

1 file changed

+4
-0
lines changed

1 file changed

+4
-0
lines changed

README.md

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,10 @@
1+
<div align="center">
2+
13
[![Icarus Simulation](https://github.com/RDSik/verilog-transceiver/actions/workflows/main.yml/badge.svg?branch=master)](https://github.com/RDSik/verilog-transceiver/actions/workflows/main.yml)
24
[![License](https://img.shields.io/badge/license-MIT-green.svg)](https://github.com/RDSik/verilog-transceiver/master/LICENSE.txt)
35

6+
</div><br/><br/>
7+
48
![My Image](pics/transeiver.drawio.png)
59

610
# Usage

0 commit comments

Comments
 (0)