We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 32c0a1b commit 80d72a6Copy full SHA for 80d72a6
README.md
@@ -1,6 +1,10 @@
1
+<div align="center">
2
+
3
[](https://github.com/RDSik/verilog-transceiver/actions/workflows/main.yml)
4
[](https://github.com/RDSik/verilog-transceiver/master/LICENSE.txt)
5
6
+</div><br/><br/>
7
8

9
10
# Usage
0 commit comments