Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

shipped u-boot does not boot #4

Open
ausil opened this issue Jul 29, 2022 · 5 comments
Open

shipped u-boot does not boot #4

ausil opened this issue Jul 29, 2022 · 5 comments

Comments

@ausil
Copy link

ausil commented Jul 29, 2022

I recently got some cn9130 SoM to put on one of my ClearFog Pro's and ClearFog Base, the firmware as shipped fails to boot

BootROM - 2.03
Starting CP-0 IOROM 1.07
Booting from SPI NOR flash 1 (0x32)
Found valid image at boot postion 0x000
lNOTICE:  Starting binary extension
NOTICE:  SVC: DEV ID: CN913x, FREQ Mode: 0x1
ERROR:   SVC: Unsupported Frequency 0x1
w/o ecc; strap value=0
4GB capacity; strap value=0
mv_ddr: 14.0.0-g3f9b544 (Mar 22 2022 - 15:49:55)
SSCG_EN
mv_ddr: ddr freq 1 unsupported
error: mv_ddr_tdllk_get: unsupported data rate found
Synopsys DDR43 PHY Firmware version: A-2017.11
error: init_phy_pllctrl2_get: unsupported frequency found
error: init_phy_ardptrinitval_get: unsupported frequency found
error: init_phy_procodttimectl_get: unsupported frequency found
error: init_phy_caluclkinfo_get: unsupported frequency found
error: dmem_1d_2d_dram_freq_get: unsupported f

I also tried booting a build from sdcard and it fails also seemingly the builds are using the wrong DDR timing info

@rabeeh
Copy link
Member

rabeeh commented Jul 30, 2022

The dip switches seems wrong. You are reaching a bad cpu/ddr frequency configuration 0x1.

How are the dip switches are in your setup?
Look at this too -
https://solidrun.atlassian.net/wiki/spaces/developer/pages/268140545/ClearFog+CN9130+Pro+Quick+Start+Guide

@ausil
Copy link
Author

ausil commented Jul 30, 2022

I have 1 on 2 on 3 off 4 on and 5 on. I have tried 2 on and off since that is supposed to change the CPU frequency. there is no change in behaviour

@ausil
Copy link
Author

ausil commented Jul 30, 2022

my clearfog base gives

BootROM - 2.03
Starting CP-0 IOROM 1.07
Booting from SPI NOR flash 1 (0x32)
Found valid image at boot postion 0x000
lNOTICE:  Starting binary extension
NOTICE:  SVC: DEV ID: CN913x, FREQ Mode: 0x7
ERROR:   SVC: Unsupported Frequency 0x7
w/o ecc; strap value=0
4GB capacity; strap value=0
mv_ddr: 14.0.0-g3f9b544 (Mar 22 2022 - 15:49:55)
SSCG_EN
mv_ddr: ddr freq 7 unsupported
error: mv_ddr_tdllk_get: unsupported data rate found
Synopsys DDR43 PHY Firmware version: A-2017.11
error: init_phy_pllctrl2_get: unsupported frequency found
error: init_phy_ardptrinitval_get: unsupported frequency found
error: init_phy_procodttimectl_get: unsupported frequency found
error: init_phy_caluclkinfo_get: unsupported frequency found
error: dmem_1d_2d_dram_freq_get: unsupporte

I have tried booting from SD card and SPI on the base and only SPI on the Pro. Both fail on the base the same regardless of the CPU frequency selected via dip switch 2.

@ausil
Copy link
Author

ausil commented Aug 1, 2022

If I am reading https://review.trustedfirmware.org/plugins/gitiles/TF-A/trusted-firmware-a/+/57870747e2c35e3de696bae6477d2300403f40bf/plat/marvell/armada/a8k/common/plat_ble_setup.c#576 and https://solidrun.atlassian.net/wiki/spaces/developer/pages/287179332/ClearFog+CN9130+Boot+Select right. I should never get to the code throwing "ERROR: SVC: Unsupported Frequency 0x1" because switch 2 will always give a supported frequency.

@ausil
Copy link
Author

ausil commented Aug 1, 2022

https://github.com/MarvellEmbeddedProcessors/mv-ddr-marvell/search?q=CPU_2200_DDR_1200_RCLK_1200 says

#define CPU_2000_DDR_1200_RCLK_1200	0x0
#define CPU_2200_DDR_1200_RCLK_1200	0x6

I seem to be getting values +1 of those

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants