Skip to content

Commit ba24934

Browse files
committed
Merge remote-tracking branch 'github/release'
2 parents bfcebe0 + adfe0af commit ba24934

File tree

501 files changed

+33614
-10641
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

501 files changed

+33614
-10641
lines changed

.gitmodules

+6-2
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,10 @@
11
[submodule "lib/vunit"]
22
path = lib/vunit
3-
url = git@github.com:VLSI-EDA/vunit.git
3+
url = https://github.com/VLSI-EDA/vunit.git
44
[submodule "lib/osvvm"]
55
path = lib/osvvm
6-
url = [email protected]:VLSI-EDA/OSVVM.git
6+
url = https://github.com/VLSI-EDA/OSVVM.git
7+
[submodule "lib/cocotb"]
8+
path = lib/cocotb
9+
url = https://github.com/VLSI-EDA/cocotb.git
10+

.landscape.yml

+30-2
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,31 @@
1-
max-line-length: 180
21
python-targets:
3-
- 3
2+
- 3
3+
# requirements:
4+
# - colorama
5+
# - py-flags
6+
# doc-warnings: yes
7+
test-warnings: no
8+
strictness: medium
9+
max-line-length: 180
10+
pylint:
11+
disable:
12+
- too-many-arguments
13+
# options:
14+
# docstring-min-length: 10
15+
pep8:
16+
disable:
17+
- E704
18+
enable:
19+
options:
20+
max-line-length: 180
21+
ignore-paths:
22+
- lib
23+
- netlist
24+
- prj
25+
- sim
26+
- src
27+
# - tb
28+
- temp
29+
# - tools
30+
- ucf
31+
- xst

.travis.yml

+27
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,27 @@
1+
language: python
2+
matrix:
3+
include:
4+
- env: CONFIG="Trusty,Python3.5,libgnat-4.8,grc-1.9"
5+
os: linux
6+
sudo: required
7+
dist: trusty
8+
python: "3.5"
9+
before_install:
10+
- sudo apt-get install -y libgnat-4.8
11+
- sudo ./tools/Travis-CI/grc.setup.sh
12+
- env: CONFIG="Precise,Python3.5,gnat-5"
13+
os: linux
14+
python: "3.5"
15+
addons:
16+
apt:
17+
packages:
18+
- gnat-5
19+
allow_failures:
20+
- env: CONFIG="Precise,Python3.5,gnat-5"
21+
install:
22+
- pip3 install -r tools/Travis-CI/requirements.txt
23+
before_script:
24+
- ./tools/Travis-CI/ghdl.setup.sh
25+
- ./tools/Travis-CI/poc.setup.sh
26+
script:
27+
- ./tools/Travis-CI/poc.run.sh "PoC.*"

CHANGES.md

+231
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,231 @@
1+
# Change List
2+
----------------
3+
4+
5+
## 2016
6+
7+
##### New in 0.X (DD.MM.2016)
8+
9+
- Reworked Python infrastructure
10+
- New command line interface `poc.sh|ps1 [common options] <command> <entity> [options]`
11+
- Removed task specific wrapper scripts: `testbench.sh|ps1`, `netlist.sh|ps1`
12+
- New parser for `*.files` files
13+
- conditional compiling (if-then-elseif-else)
14+
- include statement - include other `*.files` files
15+
- library statement - reference external VHDL libraries
16+
- prepared for Cocotb testbenches
17+
- Unbuffered outputs from vendor tools (realtime output to stdout from subprocess)
18+
- Output filtering from vendor tools
19+
- verbose message suppression
20+
- error and warning message highlighting
21+
- Added a new config.boards.ini file to list known boards (real and virtual ones)
22+
- Run testbenches for different board or device configurations (see `--board` and `--device` command line options)
23+
- Finished Aldec Active-HDL support (no GUI support)
24+
- GHDLSimulator can distinguish different backends
25+
- Embedded Cocotb in <PoCRoot>/lib/cocotb
26+
- precompiled vendor library support
27+
- Added a new <PoCRoot>/temp/precompiled folder for precompiled vendor libraries
28+
- QuestaSim supports Altera QuartusII, Xilinx ISE and Xilinx Vivado libraries
29+
- GHDL supports Altera QuartusII, Xilinx ISE and Xilinx Vivado libraries
30+
31+
##### New in 0.21 (17.02.2016)
32+
33+
##### New in 0.20 (16.01.2016)
34+
35+
##### New in 0.19 (16.01.2016)
36+
37+
## 2015
38+
39+
##### New in 0.18 (16.12.2015)
40+
41+
##### New in 0.17 (08.12.2015)
42+
43+
##### New in 0.16 (01.12.2015)
44+
45+
##### New in 0.15 (13.11.2015)
46+
47+
##### New in 0.14 (28.09.2015)
48+
49+
##### New in 0.13 (04.09.2015)
50+
51+
##### New in 0.12 (25.08.2015)
52+
53+
##### New in 0.11 (07.08.2015)
54+
55+
##### New in 0.10 (23.07.2015)
56+
57+
##### New in 0.9 (21.07.2015)
58+
59+
##### New in 0.8 (03.07.2015)
60+
61+
##### New in 0.7 (27.06.2015)
62+
63+
##### New in 0.6 (09.06.2015)
64+
65+
##### New in 0.5 (27.05.2015)
66+
- Updated Python infrastructure
67+
- New testbenches:
68+
- sync_Reset_tb
69+
- sync_Flag_tb
70+
- sync_Strobe_tb
71+
- sync_Vector_tb
72+
- sync_Command_tb
73+
- Updated modules:
74+
- sync_Vector
75+
- sync_Command
76+
- Updated packages:
77+
- physical
78+
- utils
79+
- vectors
80+
- xil
81+
82+
##### New in 0.4 (29.04.2015)
83+
- New Python infrastructure
84+
- Added simulators for:
85+
- GHDL + GTKWave
86+
- Mentor Graphic QuestaSim
87+
- Xilinx ISE Simulator
88+
- Xilinx Vivado Simulator
89+
- New packages:
90+
- simulation
91+
- New modules:
92+
- PoC.comm - communication modules
93+
- comm_crc
94+
- PoC.comm.remote - remote communication modules
95+
- remote_terminal_control
96+
- New testbenches:
97+
- arith_addw_tb
98+
- arith_counter_bcd_tb
99+
- arith_prefix_and_tb
100+
- arith_prefix_or_tb
101+
- arith_prng_tb
102+
- Updated packages:
103+
- board
104+
- config
105+
- physical
106+
- strings
107+
- utils
108+
- Updated modules:
109+
- io_Debounce
110+
- misc_FrequencyMeasurement
111+
- sync_Bits
112+
- sync_Reset
113+
114+
##### New in 0.3 (31.03.20015)
115+
- Added Python infrastructure
116+
- Added platform wrapper scripts (*.sh, *.ps1)
117+
- Added IP-core compiler scripts Netlist.py
118+
- Added Tools
119+
- Notepad++ syntax file for Xilinx UCF/XCF files
120+
- Git configuration script to register global aliases
121+
- New packages:
122+
- components - hardware described as functions
123+
- physical - physical types like frequency, memory and baudrate
124+
- io
125+
- New modules:
126+
- PoC.misc
127+
- misc_FrequencyMeasurement
128+
- PoC.io - Low-speed I/O interfaces
129+
- io_7SegmentMux_BCD
130+
- io_7SegmentMux_HEX
131+
- io_FanControl
132+
- io_PulseWidthModulation
133+
- io_TimingCounter
134+
- io_Debounce
135+
- io_GlitchFilter
136+
- New IP-cores:
137+
- PoC.xil - Xilinx specific modules
138+
- xil_ChipScopeICON_1
139+
- xil_ChipScopeICON_2
140+
- xil_ChipScopeICON_3
141+
- xil_ChipScopeICON_4
142+
- xil_ChipScopeICON_6
143+
- xil_ChipScopeICON_7
144+
- xil_ChipScopeICON_8
145+
- xil_ChipScopeICON_9
146+
- xil_ChipScopeICON_10
147+
- xil_ChipScopeICON_11
148+
- xil_ChipScopeICON_12
149+
- xil_ChipScopeICON_13
150+
- xil_ChipScopeICON_14
151+
- xil_ChipScopeICON_15
152+
- New constraint files:
153+
- ML605
154+
- KC705
155+
- VC707
156+
- MetaStability
157+
- xil_Sync
158+
- Updated packages:
159+
- board
160+
- config
161+
- Updated modules:
162+
- xil_BSCAN
163+
164+
##### New in 0.2 (09.03.2015)
165+
- New packages:
166+
- xil
167+
- stream
168+
- New modules:
169+
- PoC.bus - Modules for busses
170+
- bus_Arbiter
171+
- PoC.bus.stream - Modules for the PoC.Stream protocol
172+
- stream_Buffer
173+
- stream_DeMux
174+
- stream_FrameGenerator
175+
- stream_Mirror
176+
- stream_Mux
177+
- stream_Source
178+
- PoC.misc.sync - Cross-Clock Synchronizers
179+
- sync_Reset
180+
- sync_Flag
181+
- sync_Strobe
182+
- sync_Vector
183+
- sync_Command
184+
- PoC.xil - Xilinx specific modules
185+
- xil_SyncBits
186+
- xil_SyncReset
187+
- xil_BSCAN
188+
- xil_Reconfigurator
189+
- xil_SystemMonitor_Virtex6
190+
- xil_SystemMonitor_Series7
191+
- Updated packages:
192+
- utils
193+
- arith
194+
195+
##### New in 0.1 (19.02.2015)
196+
- New packages:
197+
- board - common development board configurations
198+
- config - extract configuration parameters from device names
199+
- utils - common utility functions
200+
- strings - a helper package for string handling
201+
- vectors - a helper package for std_logic_vector and std_logic_matrix
202+
- arith
203+
- fifo
204+
- New modules
205+
- PoC.arith - arithmetic modules
206+
- arith_counter_gray
207+
- arith_counter_ring
208+
- arith_div
209+
- arith_prefix_and
210+
- arith_prefix_or
211+
- arith_prng
212+
- arith_scaler
213+
- arith_sqrt
214+
- PoC.fifo - FIFOs
215+
- fifo_cc_got
216+
- fifo_cc_got_tempgot
217+
- fifo_cc_got_tempput
218+
- fifo_ic_got
219+
- fifo_glue
220+
- fifo_shift
221+
- PoC.mem.ocram - On-Chip RAMs
222+
- ocram_sp
223+
- ocram_sdp
224+
- ocram_esdp
225+
- ocram_tdp
226+
- ocram_wb
227+
228+
## 2014
229+
230+
##### New in 0.0 (16.12.2014)
231+
- Initial commit

0 commit comments

Comments
 (0)