Skip to content

Commit 1ad76f4

Browse files
authored
zephyr: add module.yml and fix riscv compile error (bytecodealliance#763)
1 parent 7be0d38 commit 1ad76f4

File tree

3 files changed

+7
-2
lines changed

3 files changed

+7
-2
lines changed

core/iwasm/aot/arch/aot_reloc_riscv.c

+1-1
Original file line numberDiff line numberDiff line change
@@ -77,7 +77,7 @@ rv_set_val(uint16 *addr, uint32 val)
7777
*addr = (val & 0xffff);
7878
*(addr + 1) = (val >> 16);
7979

80-
asm volatile("fence.i");
80+
__asm__ volatile("fence.i");
8181
}
8282

8383
/* Add a val to given address */

core/iwasm/aot/arch/aot_reloc_thumb.c

+1-1
Original file line numberDiff line numberDiff line change
@@ -153,7 +153,7 @@ get_target_symbol_map(uint32 *sym_num)
153153
void
154154
get_current_target(char *target_buf, uint32 target_buf_size)
155155
{
156-
const char * s = BUILD_TARGET;
156+
const char *s = BUILD_TARGET;
157157
size_t s_size = sizeof(BUILD_TARGET);
158158
char *d = target_buf;
159159

zephyr/module.yml

+5
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
name: wasm-micro-runtime
2+
3+
build:
4+
cmake-ext: True
5+
kconfig-ext: True

0 commit comments

Comments
 (0)