|
1 |
| -The FPGA-LCD Utils package includes four Windows utilities designed to create LCD images for FPGAs, such as backgrounds for control panels. Creating LCD images using logic gives more efficient results for some figures than PNG or JPEG compression. These utilities are intended for use within the Quartus development environment and are compatible with the Veek-MT2 development board, though they can also be adapted for other environments. While some components are tailored explicitly for VHDL, they can support other HDL languages after minor source code modifications. |
| 1 | +The FPGA-LCD Utils package includes four Windows utilities that simplify designing images for FPGAs with connected LCDs, such as drawing backgrounds for control panels. Creating images using logic equations gives more efficient results for some figures than classic image compressions such as PNG or JPEG. The FPGA-LCD Utils are intended for use within the Quartus development environment and are compatible with the Veek-MT2 development board, though they can also be adapted for other FPGA boards. While some components are tailored explicitly for VHDL, they can support other HDL languages after minor source code modifications. |
2 | 2 |
|
3 | 3 | 
|
4 | 4 |
|
5 |
| -- **Bitmap To VHDL** converts an image to a VHDL file that Quartus compiles as FPGA memory. |
6 |
| -- **LCD Geometry Tool** measures image elements as lines, |
7 |
| - squares, and ellipses and expresses and allows them to be expressed by optimized equations. |
| 5 | +1. **Bitmap To VHDL** converts an image to either a VHDL file that Quartus compiles as FPGA memory or to MIF file format - Intel Memory Initialization File. |
| 6 | + |
| 7 | +2. **LCD Geometry Tool** measures image elements as lines, squares, and ellipses. They can be expressed as equations with possible built-in automatic optimization. |
8 | 8 |
|
9 |
| -- **Testbench Viewer** displays results of image creations for testbench runs that were also successfully tested with the GHDL simulator. |
10 |
| -- **Quartus Project???** checker verifies if the project has the proper setting for a Veek-MT2 development board. |
11 |
| - It also corrects VWF file errors of Quartus 18 and 20 Lite internal simulators. |
12 |
| - In paid Quartus versions, the errors were patched, but they remain in Lite variants. |
13 |
| - The checker allows adjusting VWF files. |
| 9 | +3. **Testbench Viewer** displays text results of LCD image testbench runs with the possibility of playing more frames. The cooperation with the GHDL simulator was successfully tested. |
| 10 | + |
| 11 | +4. **Quartus Project???** checker |
| 12 | +- verifies if a Quartus project has the proper settings for a Veek-MT2 development board. |
| 13 | +- corrects VWF file errors of Quartus 18 and 20 Lite internal simulators. The WVF errors were patched in paid Quartus versions, but they remain in Lite variants. The checker allows adjusting VWF files. |
| 14 | +- searches the compiled Quartus project messages for frequent student errors, such as latches, incomplete sensitivity lists, and inefficient usage by division/modulo operations by non-power of 2. |
14 | 15 |
|
15 |
| -The LSPtools were developed in C# using Visual Studio Community 2022 and are compiled for the .NET Framework 4.8, preinstalled on Windows 10 and 11. |
| 16 | +The FPGA-LCD Utils were developed in C# using Visual Studio Community 2022 and are compiled for the .NET Framework 4.8, preinstalled on Windows 10 and 11. They have been used by many of our LSP course students for more than a year, so they are already stable release. |
16 | 17 |
|
17 |
| -Note: FPGA-LCD Utils were previously distributed as LSP Tools, but this nick was unfortunately found to be duplicative with another branch of programs. |
| 18 | +_Note: FPGA-LCD Utils were previously distributed as LSP Tools, but our study course nickname was unfortunately found to be duplicative with another branch of programs._ |
0 commit comments