Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Bug with implicit wire #608

Open
Blebowski opened this issue Mar 7, 2025 · 0 comments
Open

Bug with implicit wire #608

Blebowski opened this issue Mar 7, 2025 · 0 comments

Comments

@Blebowski
Copy link

Blebowski commented Mar 7, 2025

Describe the bug
When I try to load a post-PNR Verilog netlist that has implicit wires (created by commercial PNR tool),
the nelist loader errors out.

To Reproduce

An example is e.g. following module:

module top_spare (  );
   TIE0UM tie0_test ( .Z ( UNCONNECTED_1 ) );
endmodule

This leads to an error:

[/tmp/hal/plugins/verilog_parser/src/verilog_parser.cpp:1272] could not construct netlist: unable to instantiate top module
[/tmp/hal/plugins/verilog_parser/src/verilog_parser.cpp:1728] could not create instance 'top_module' of type 'tassic_top': unable to create instance 'spare_unit0' of type 'top_spare'
[/tmp/hal/plugins/verilog_parser/src/verilog_parser.cpp:1793] could not create instance 'spare_unit0' of type 'top_spare': failed to assign 'UNCONNECTED_1' to pin 'Z' of gate 'tie0_test' of type 'TIE0UM' as the assignment is invalid
[07.03.2025 14:50:47] [gui] [error] [/tmp/hal/plugins/gui/src/file_manager/file_manager.cpp:575] Failed using gate library /home/oille/<fancy_lib>.lib.

Expected behavior

Firstly, not error out, but load the netlist and create a wire out of UNCONNECTED_1.
No simulator, STA tool nor commercial netlist viewer has problems with this.

Second, the error messages are confusing. For user it adds no value to see at which line of the HAL
source code the error ocured (the first part of each error message).
Instead, there could be information about the place where the error ocured in the target netlist, So the
stream above would look like:

Error: could not construct netlist: unable to instantiate top module
Error: could not create instance 'top_module' of type 'tassic_top': unable to create instance 'spare_unit0' of type 'top_spare', <path_to_the>/netlist.v:
46:   module tassic_top ( pad1 , pad2 , pad3 , pad4 ,

Error: could not create instance 'spare_unit0' of type 'top_spare': failed to assign 'UNCONNECTED_1' to pin 'Z' of gate 'tie0_test' of type 'TIE0UM' as the assignment is invalid, <path_to_the_netlist>/netlist.v:
46:   top_spare spare_unit0 (

Gui-Error: Failed using gate library /home/oille/<fancy_lib>.lib.

Screenshots
If applicable, add screenshots to help explain your problem.

Desktop (please complete the following information):

  • OS: [e.g. iOS]
  • Version [e.g. 22]

Additional context
Add any other context about the problem here.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant