-
Notifications
You must be signed in to change notification settings - Fork 3
/
0020-drm-i915-gvt-Implement-vGPU-status-save-and-restore-.patch
1078 lines (1055 loc) · 32.2 KB
/
0020-drm-i915-gvt-Implement-vGPU-status-save-and-restore-.patch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
From db7e3f0b5ede2f0417755c1119ba60fd6ddb87df Mon Sep 17 00:00:00 2001
From: Yulei Zhang <[email protected]>
Date: Thu, 4 Jan 2018 13:57:48 +0800
Subject: [PATCH 20/56] drm/i915/gvt: Implement vGPU status save and restore
through new VFIO subregion VFIO_REGION_SUBTYPE_DEVICE_STATE
Add read/write handler for VFIO mdev subregion
VFIO_REGION_SUBTYPE_DEVICE_STATE, the first byte of
the region is used to control the mdev device running status,
the remaining are used for save/restore the internal states of
mdev device.
Signed-off-by: Yulei Zhang <[email protected]>
Signed-off-by: Xiao Zheng <[email protected]>
Signed-off-by: Zhenyu Wang <[email protected]>
---
drivers/gpu/drm/i915/gvt/Makefile | 2 +-
drivers/gpu/drm/i915/gvt/gtt.c | 2 +-
drivers/gpu/drm/i915/gvt/gtt.h | 3 +
drivers/gpu/drm/i915/gvt/gvt.c | 1 +
drivers/gpu/drm/i915/gvt/gvt.h | 4 +
drivers/gpu/drm/i915/gvt/kvmgt.c | 64 ++-
drivers/gpu/drm/i915/gvt/migrate.c | 793 +++++++++++++++++++++++++++++
drivers/gpu/drm/i915/gvt/migrate.h | 6 +-
drivers/gpu/drm/i915/gvt/mmio.c | 13 +
drivers/gpu/drm/i915/gvt/mmio.h | 1 +
drivers/gpu/drm/i915/gvt/vgpu.c | 1 +
include/uapi/linux/vfio.h | 6 +
12 files changed, 891 insertions(+), 5 deletions(-)
create mode 100644 drivers/gpu/drm/i915/gvt/migrate.c
diff --git a/drivers/gpu/drm/i915/gvt/Makefile b/drivers/gpu/drm/i915/gvt/Makefile
index ea8324abc784..9c5bc39a2095 100644
--- a/drivers/gpu/drm/i915/gvt/Makefile
+++ b/drivers/gpu/drm/i915/gvt/Makefile
@@ -3,7 +3,7 @@ GVT_DIR := gvt
GVT_SOURCE := gvt.o aperture_gm.o handlers.o vgpu.o trace_points.o firmware.o \
interrupt.o gtt.o cfg_space.o opregion.o mmio.o display.o edid.o \
execlist.o scheduler.o sched_policy.o mmio_context.o cmd_parser.o debugfs.o \
- fb_decoder.o dmabuf.o page_track.o
+ fb_decoder.o dmabuf.o page_track.o migrate.o
ccflags-y += -I $(srctree)/$(src) -I $(srctree)/$(src)/$(GVT_DIR)/
i915-y += $(addprefix $(GVT_DIR)/, $(GVT_SOURCE))
diff --git a/drivers/gpu/drm/i915/gvt/gtt.c b/drivers/gpu/drm/i915/gvt/gtt.c
index aa5aea1bbe7e..1fdc79808443 100644
--- a/drivers/gpu/drm/i915/gvt/gtt.c
+++ b/drivers/gpu/drm/i915/gvt/gtt.c
@@ -596,7 +596,7 @@ static inline void ppgtt_set_shadow_root_entry(struct intel_vgpu_mm *mm,
_ppgtt_set_root_entry(mm, entry, index, false);
}
-static void ggtt_get_guest_entry(struct intel_vgpu_mm *mm,
+void ggtt_get_guest_entry(struct intel_vgpu_mm *mm,
struct intel_gvt_gtt_entry *entry, unsigned long index)
{
struct intel_gvt_gtt_pte_ops *pte_ops = mm->vgpu->gvt->gtt.pte_ops;
diff --git a/drivers/gpu/drm/i915/gvt/gtt.h b/drivers/gpu/drm/i915/gvt/gtt.h
index 88789316807d..d96b8e95113f 100644
--- a/drivers/gpu/drm/i915/gvt/gtt.h
+++ b/drivers/gpu/drm/i915/gvt/gtt.h
@@ -272,6 +272,9 @@ struct intel_vgpu_mm *intel_vgpu_get_ppgtt_mm(struct intel_vgpu *vgpu,
int intel_vgpu_put_ppgtt_mm(struct intel_vgpu *vgpu, u64 pdps[]);
+void ggtt_get_guest_entry(struct intel_vgpu_mm *mm,
+ struct intel_gvt_gtt_entry *entry, unsigned long index);
+
int intel_vgpu_emulate_ggtt_mmio_read(struct intel_vgpu *vgpu,
unsigned int off, void *p_data, unsigned int bytes);
diff --git a/drivers/gpu/drm/i915/gvt/gvt.c b/drivers/gpu/drm/i915/gvt/gvt.c
index a738c7e456dd..4a3de206490e 100644
--- a/drivers/gpu/drm/i915/gvt/gvt.c
+++ b/drivers/gpu/drm/i915/gvt/gvt.c
@@ -185,6 +185,7 @@ static const struct intel_gvt_ops intel_gvt_ops = {
.vgpu_query_plane = intel_vgpu_query_plane,
.vgpu_get_dmabuf = intel_vgpu_get_dmabuf,
.write_protect_handler = intel_vgpu_page_track_handler,
+ .vgpu_save_restore = intel_gvt_save_restore,
.emulate_hotplug = intel_vgpu_emulate_hotplug,
};
diff --git a/drivers/gpu/drm/i915/gvt/gvt.h b/drivers/gpu/drm/i915/gvt/gvt.h
index 5d609edb91a4..726124fe8345 100644
--- a/drivers/gpu/drm/i915/gvt/gvt.h
+++ b/drivers/gpu/drm/i915/gvt/gvt.h
@@ -504,6 +504,8 @@ void intel_gvt_reset_vgpu_locked(struct intel_vgpu *vgpu, bool dmlr,
void intel_gvt_reset_vgpu(struct intel_vgpu *vgpu);
void intel_gvt_activate_vgpu(struct intel_vgpu *vgpu);
void intel_gvt_deactivate_vgpu(struct intel_vgpu *vgpu);
+int intel_gvt_save_restore(struct intel_vgpu *vgpu, char *buf, size_t count,
+ void *base, uint64_t off, bool restore);
/* validating GM functions */
#define vgpu_gmadr_is_aperture(vgpu, gmadr) \
@@ -605,6 +607,8 @@ struct intel_gvt_ops {
int (*vgpu_get_dmabuf)(struct intel_vgpu *vgpu, unsigned int);
int (*write_protect_handler)(struct intel_vgpu *, u64, void *,
unsigned int);
+ int (*vgpu_save_restore)(struct intel_vgpu *, char *buf, size_t count,
+ void *base, uint64_t off, bool restore);
void (*emulate_hotplug)(struct intel_vgpu *vgpu, bool connected);
};
diff --git a/drivers/gpu/drm/i915/gvt/kvmgt.c b/drivers/gpu/drm/i915/gvt/kvmgt.c
index f516ef6e4092..b8511f76b6f0 100644
--- a/drivers/gpu/drm/i915/gvt/kvmgt.c
+++ b/drivers/gpu/drm/i915/gvt/kvmgt.c
@@ -409,7 +409,67 @@ static void kvmgt_protect_table_del(struct kvmgt_guest_info *info,
static size_t intel_vgpu_reg_rw_device_state(struct intel_vgpu *vgpu, char *buf,
size_t count, loff_t *ppos, bool iswrite)
{
- return 0;
+ unsigned int i = VFIO_PCI_OFFSET_TO_INDEX(*ppos) - VFIO_PCI_NUM_REGIONS;
+ void *base = vgpu->vdev.region[i].data;
+ loff_t pos = *ppos & VFIO_PCI_OFFSET_MASK;
+ uint8_t state;
+ int rc = 0;
+
+ if (pos >= vgpu->vdev.region[i].size) {
+ gvt_vgpu_err("invalid offset for Intel vgpu device state region\n");
+ rc = -EINVAL;
+ goto exit;
+ }
+
+ if (pos == 0) {
+ if (count != 1) {
+ rc = -EFAULT;
+ goto exit;
+ }
+
+ if (iswrite) {
+ if (copy_from_user(&state, buf, count)) {
+ rc = -EFAULT;
+ goto exit;
+ }
+ switch (state) {
+ case VFIO_DEVICE_STOP:
+ intel_gvt_ops->vgpu_deactivate(vgpu);
+ break;
+ case VFIO_DEVICE_START:
+ intel_gvt_ops->vgpu_activate(vgpu);
+ break;
+ default:
+ rc = -EFAULT;
+ goto exit;
+ }
+ memcpy(base, &state, count);
+ } else {
+ if (copy_to_user(buf, base, count))
+ rc = -EFAULT;
+ }
+ } else {
+ if (iswrite) {
+ if (copy_from_user(base + pos, buf, count)) {
+ rc = -EFAULT;
+ goto exit;
+ }
+
+ rc = intel_gvt_ops->vgpu_save_restore(vgpu,
+ buf, count, base, pos, iswrite);
+ } else {
+ if (intel_gvt_ops->vgpu_save_restore(vgpu,
+ buf, count, base, pos, iswrite) != 0) {
+ rc = -EFAULT;
+ goto exit;
+ }
+
+ if (copy_to_user(buf, base + pos, count))
+ rc = -EFAULT;
+ }
+ }
+exit:
+ return rc;
}
static void intel_vgpu_reg_release_device_state(struct intel_vgpu *vgpu,
@@ -669,7 +729,7 @@ static int kvmgt_init_migration(struct intel_vgpu *vgpu)
if (base == NULL)
return -ENOMEM;
- ret = intel_vgpu_register_region(vgpu,
+ ret = intel_vgpu_register_reg(vgpu,
PCI_VENDOR_ID_INTEL | VFIO_REGION_TYPE_PCI_VENDOR_TYPE,
VFIO_REGION_SUBTYPE_DEVICE_STATE,
&intel_vgpu_regops_device_state, MIGRATION_IMG_MAX_SIZE,
diff --git a/drivers/gpu/drm/i915/gvt/migrate.c b/drivers/gpu/drm/i915/gvt/migrate.c
new file mode 100644
index 000000000000..68d43788d56f
--- /dev/null
+++ b/drivers/gpu/drm/i915/gvt/migrate.c
@@ -0,0 +1,793 @@
+/*
+ * Copyright(c) 2011-2016 Intel Corporation. All rights reserved.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice (including the next
+ * paragraph) shall be included in all copies or substantial portions of the
+ * Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
+ * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
+ * SOFTWARE.
+ *
+ * Authors:
+ * Yulei Zhang <[email protected]>
+ * Xiao Zheng <[email protected]>
+ */
+
+#include "i915_drv.h"
+#include "gvt.h"
+#include "i915_pvinfo.h"
+
+#define INV (-1)
+#define RULES_NUM(x) (sizeof(x)/sizeof(gvt_migration_obj_t))
+#define FOR_EACH_OBJ(obj, rules) \
+ for (obj = rules; obj->region.type != GVT_MIGRATION_NONE; obj++)
+#define MIG_VREG_RESTORE(vgpu, off) \
+ { \
+ u32 data = vgpu_vreg(vgpu, (off)); \
+ u64 pa = intel_vgpu_mmio_offset_to_gpa(vgpu, off); \
+ intel_vgpu_emulate_mmio_write(vgpu, pa, &data, 4); \
+ }
+
+/* s - struct
+ * t - type of obj
+ * m - size of obj
+ * ops - operation override callback func
+ */
+#define MIGRATION_UNIT(_s, _t, _m, _ops) { \
+.img = NULL, \
+.region.type = _t, \
+.region.size = _m, \
+.ops = &(_ops), \
+.name = "["#_s":"#_t"]\0" \
+}
+
+#define MIGRATION_END { \
+ NULL, NULL, 0, \
+ {GVT_MIGRATION_NONE, 0},\
+ NULL, \
+ NULL \
+}
+
+static DEFINE_MUTEX(gvt_migration);
+static int image_header_load(const struct gvt_migration_obj_t *obj, u32 size);
+static int image_header_save(const struct gvt_migration_obj_t *obj);
+static int vreg_load(const struct gvt_migration_obj_t *obj, u32 size);
+static int vreg_save(const struct gvt_migration_obj_t *obj);
+static int sreg_load(const struct gvt_migration_obj_t *obj, u32 size);
+static int sreg_save(const struct gvt_migration_obj_t *obj);
+static int vcfg_space_load(const struct gvt_migration_obj_t *obj, u32 size);
+static int vcfg_space_save(const struct gvt_migration_obj_t *obj);
+static int vggtt_load(const struct gvt_migration_obj_t *obj, u32 size);
+static int vggtt_save(const struct gvt_migration_obj_t *obj);
+static int workload_load(const struct gvt_migration_obj_t *obj, u32 size);
+static int workload_save(const struct gvt_migration_obj_t *obj);
+static int ppgtt_load(const struct gvt_migration_obj_t *obj, u32 size);
+static int ppgtt_save(const struct gvt_migration_obj_t *obj);
+/***********************************************
+ * Internal Static Functions
+ ***********************************************/
+struct gvt_migration_operation_t vReg_ops = {
+ .pre_copy = NULL,
+ .pre_save = vreg_save,
+ .pre_load = vreg_load,
+ .post_load = NULL,
+};
+
+struct gvt_migration_operation_t sReg_ops = {
+ .pre_copy = NULL,
+ .pre_save = sreg_save,
+ .pre_load = sreg_load,
+ .post_load = NULL,
+};
+
+struct gvt_migration_operation_t vcfg_space_ops = {
+ .pre_copy = NULL,
+ .pre_save = vcfg_space_save,
+ .pre_load = vcfg_space_load,
+ .post_load = NULL,
+};
+
+struct gvt_migration_operation_t vgtt_info_ops = {
+ .pre_copy = NULL,
+ .pre_save = vggtt_save,
+ .pre_load = vggtt_load,
+ .post_load = NULL,
+};
+
+struct gvt_migration_operation_t image_header_ops = {
+ .pre_copy = NULL,
+ .pre_save = image_header_save,
+ .pre_load = image_header_load,
+ .post_load = NULL,
+};
+
+struct gvt_migration_operation_t workload_ops = {
+ .pre_copy = NULL,
+ .pre_save = workload_save,
+ .pre_load = workload_load,
+ .post_load = NULL,
+};
+
+struct gvt_migration_operation_t ppgtt_ops = {
+ .pre_copy = NULL,
+ .pre_save = ppgtt_save,
+ .pre_load = ppgtt_load,
+ .post_load = NULL,
+};
+
+/* gvt_device_objs[] are list of gvt_migration_obj_t objs
+ * Each obj has its operation method to save to qemu image
+ * and restore from qemu image during the migration.
+ *
+ * for each saved bject, it will have a region header
+ * struct gvt_region_t {
+ * region_type;
+ * region_size;
+ * }
+ *__________________ _________________ __________________
+ *|x64 (Source) | |image region | |x64 (Target) |
+ *|________________| |________________| |________________|
+ *| Region A | | Region A | | Region A |
+ *| Header | | offset=0 | | allocate a page|
+ *| content | | | | copy data here |
+ *|----------------| | ... | |----------------|
+ *| Region B | | ... | | Region B |
+ *| Header | |----------------| | |
+ *| content | Region B | | |
+ *|----------------| | offset=4096 | |----------------|
+ * | |
+ * |----------------|
+ *
+ * On the target side, it will parser the incoming data copy
+ * from Qemu image, and apply difference restore handlers depends
+ * on the region type.
+ */
+static struct gvt_migration_obj_t gvt_device_objs[] = {
+ MIGRATION_UNIT(struct intel_vgpu,
+ GVT_MIGRATION_HEAD,
+ sizeof(struct gvt_image_header_t),
+ image_header_ops),
+ MIGRATION_UNIT(struct intel_vgpu,
+ GVT_MIGRATION_CFG_SPACE,
+ PCI_CFG_SPACE_EXP_SIZE,
+ vcfg_space_ops),
+ MIGRATION_UNIT(struct intel_vgpu,
+ GVT_MIGRATION_SREG,
+ GVT_MMIO_SIZE, sReg_ops),
+ MIGRATION_UNIT(struct intel_vgpu,
+ GVT_MIGRATION_VREG,
+ GVT_MMIO_SIZE, vReg_ops),
+ MIGRATION_UNIT(struct intel_vgpu,
+ GVT_MIGRATION_GTT,
+ 0, vgtt_info_ops),
+ MIGRATION_UNIT(struct intel_vgpu,
+ GVT_MIGRATION_PPGTT,
+ 0, ppgtt_ops),
+ MIGRATION_UNIT(struct intel_vgpu,
+ GVT_MIGRATION_WORKLOAD,
+ 0, workload_ops),
+ MIGRATION_END,
+};
+
+static inline void
+update_image_region_start_pos(struct gvt_migration_obj_t *obj, int pos)
+{
+ obj->offset = pos;
+}
+
+static inline void
+update_image_region_base(struct gvt_migration_obj_t *obj, void *base)
+{
+ obj->img = base;
+}
+
+static inline void
+update_status_region_base(struct gvt_migration_obj_t *obj, void *base)
+{
+ obj->vgpu = base;
+}
+
+static inline struct gvt_migration_obj_t *
+find_migration_obj(enum gvt_migration_type_t type)
+{
+ struct gvt_migration_obj_t *obj;
+
+ for (obj = gvt_device_objs;
+ obj->region.type != GVT_MIGRATION_NONE; obj++)
+ if (obj->region.type == type)
+ return obj;
+ return NULL;
+}
+
+static int image_header_save(const struct gvt_migration_obj_t *obj)
+{
+ struct gvt_region_t region;
+ struct gvt_image_header_t header;
+
+ region.type = GVT_MIGRATION_HEAD;
+ region.size = sizeof(struct gvt_image_header_t);
+ memcpy(obj->img, ®ion, sizeof(struct gvt_region_t));
+
+ header.version = GVT_MIGRATION_VERSION;
+ header.data_size = obj->offset;
+ header.crc_check = 0; /* CRC check skipped for now*/
+
+ memcpy(obj->img + sizeof(struct gvt_region_t), &header,
+ sizeof(struct gvt_image_header_t));
+
+ return sizeof(struct gvt_region_t) + sizeof(struct gvt_image_header_t);
+}
+
+static int image_header_load(const struct gvt_migration_obj_t *obj, u32 size)
+{
+ struct gvt_image_header_t header;
+
+ if (unlikely(size != sizeof(struct gvt_image_header_t))) {
+ gvt_err("migration obj size isn't match between target and image!"
+ " memsize=%d imgsize=%d\n",
+ obj->region.size,
+ size);
+ return INV;
+ }
+
+ memcpy(&header, obj->img + obj->offset,
+ sizeof(struct gvt_image_header_t));
+
+ return header.data_size;
+}
+
+static int vcfg_space_save(const struct gvt_migration_obj_t *obj)
+{
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ int n_transfer = INV;
+ void *src = vgpu->cfg_space.virtual_cfg_space;
+ void *des = obj->img + obj->offset;
+
+ memcpy(des, &obj->region, sizeof(struct gvt_region_t));
+
+ des += sizeof(struct gvt_region_t);
+ n_transfer = obj->region.size;
+
+ memcpy(des, src, n_transfer);
+ return sizeof(struct gvt_region_t) + n_transfer;
+}
+
+static int vcfg_space_load(const struct gvt_migration_obj_t *obj, u32 size)
+{
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ void *dest = vgpu->cfg_space.virtual_cfg_space;
+ int n_transfer = INV;
+
+ if (unlikely(size != obj->region.size)) {
+ gvt_err("migration obj size isn't match between target and image!"
+ " memsize=%d imgsize=%d\n",
+ obj->region.size,
+ size);
+ return n_transfer;
+ } else {
+ n_transfer = obj->region.size;
+ memcpy(dest, obj->img + obj->offset, n_transfer);
+ }
+
+ return n_transfer;
+}
+
+static int sreg_save(const struct gvt_migration_obj_t *obj)
+{
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ int n_transfer = INV;
+ void *src = vgpu->mmio.sreg;
+ void *des = obj->img + obj->offset;
+
+ memcpy(des, &obj->region, sizeof(struct gvt_region_t));
+
+ des += sizeof(struct gvt_region_t);
+ n_transfer = obj->region.size;
+
+ memcpy(des, src, n_transfer);
+ return sizeof(struct gvt_region_t) + n_transfer;
+}
+
+static int sreg_load(const struct gvt_migration_obj_t *obj, u32 size)
+{
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ void *dest = vgpu->mmio.sreg;
+ int n_transfer = INV;
+
+ if (unlikely(size != obj->region.size)) {
+ gvt_err("migration obj size isn't match between target and image!"
+ " memsize=%d imgsize=%d\n",
+ obj->region.size,
+ size);
+ return n_transfer;
+ } else {
+ n_transfer = obj->region.size;
+ memcpy(dest, obj->img + obj->offset, n_transfer);
+ }
+
+ return n_transfer;
+}
+
+static int ppgtt_save(const struct gvt_migration_obj_t *obj)
+{
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ struct list_head *pos;
+ struct intel_vgpu_mm *mm;
+ struct gvt_ppgtt_entry_t entry;
+ struct gvt_region_t region;
+ int num = 0;
+ u32 sz = sizeof(struct gvt_ppgtt_entry_t);
+ void *des = obj->img + obj->offset;
+
+ list_for_each(pos, &vgpu->gtt.ppgtt_mm_list_head) {
+ mm = container_of(pos, struct intel_vgpu_mm, ppgtt_mm.list);
+ if (mm->type != INTEL_GVT_MM_PPGTT)
+ continue;
+
+ entry.page_table_level = mm->ppgtt_mm.root_entry_type;
+ memcpy(entry.pdp, mm->ppgtt_mm.shadow_pdps, 32);
+
+ memcpy(des + sizeof(struct gvt_region_t) + (num * sz),
+ &entry, sz);
+ num++;
+ }
+
+ region.type = GVT_MIGRATION_PPGTT;
+ region.size = num * sz;
+ memcpy(des, ®ion, sizeof(struct gvt_region_t));
+
+ return sizeof(struct gvt_region_t) + region.size;
+}
+
+static int ppgtt_load(const struct gvt_migration_obj_t *obj, u32 size)
+{
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ int n_transfer = INV;
+ struct gvt_ppgtt_entry_t entry;
+ struct intel_vgpu_mm *mm;
+ void *src = obj->img + obj->offset;
+ int i;
+ u32 sz = sizeof(struct gvt_ppgtt_entry_t);
+
+ if (size == 0)
+ return size;
+
+ if (unlikely(size % sz) != 0) {
+ gvt_err("migration obj size isn't match between target and image!"
+ " memsize=%d imgsize=%d\n",
+ obj->region.size,
+ size);
+ return n_transfer;
+ }
+
+ for (i = 0; i < size / sz; i++) {
+ memcpy(&entry, src + (i * sz), sz);
+ mm = intel_vgpu_create_ppgtt_mm(vgpu, entry.page_table_level,
+ entry.pdp);
+ if (IS_ERR(mm)) {
+ gvt_vgpu_err("fail to create mm object.\n");
+ return n_transfer;
+ }
+ }
+
+ n_transfer = size;
+
+ return n_transfer;
+}
+
+static int vreg_save(const struct gvt_migration_obj_t *obj)
+{
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ int n_transfer = INV;
+ void *src = vgpu->mmio.vreg;
+ void *des = obj->img + obj->offset;
+
+ memcpy(des, &obj->region, sizeof(struct gvt_region_t));
+
+ des += sizeof(struct gvt_region_t);
+ n_transfer = obj->region.size;
+
+ memcpy(des, src, n_transfer);
+ return sizeof(struct gvt_region_t) + n_transfer;
+}
+
+static int vreg_load(const struct gvt_migration_obj_t *obj, u32 size)
+{
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ void *dest = vgpu->mmio.vreg;
+ int n_transfer = INV;
+ struct drm_i915_private *dev_priv = vgpu->gvt->dev_priv;
+ enum pipe pipe;
+
+ if (unlikely(size != obj->region.size)) {
+ gvt_err("migration obj size isn't match between target and image!"
+ " memsize=%d imgsize=%d\n",
+ obj->region.size,
+ size);
+ return n_transfer;
+ } else {
+ n_transfer = obj->region.size;
+ memcpy(dest, obj->img + obj->offset, n_transfer);
+ }
+
+ //restore vblank emulation
+ for (pipe = PIPE_A; pipe < I915_MAX_PIPES; ++pipe)
+ MIG_VREG_RESTORE(vgpu, i915_mmio_reg_offset(PIPECONF(pipe)));
+
+ return n_transfer;
+}
+
+static int workload_save(const struct gvt_migration_obj_t *obj)
+{
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ struct drm_i915_private *dev_priv = vgpu->gvt->dev_priv;
+ struct gvt_region_t region;
+ struct intel_engine_cs *engine;
+ struct intel_vgpu_workload *pos, *n;
+ unsigned int i;
+ struct gvt_pending_workload_t workload;
+ void *des = obj->img + obj->offset;
+ unsigned int num = 0;
+ u32 sz = sizeof(struct gvt_pending_workload_t);
+
+ for_each_engine(engine, dev_priv, i) {
+ list_for_each_entry_safe(pos, n,
+ &vgpu->submission.workload_q_head[engine->id], list) {
+ workload.ring_id = pos->ring_id;
+ memcpy(&workload.elsp_dwords, &pos->elsp_dwords,
+ sizeof(struct intel_vgpu_elsp_dwords));
+ memcpy(des + sizeof(struct gvt_region_t) + (num * sz),
+ &workload, sz);
+ num++;
+ }
+ }
+
+ region.type = GVT_MIGRATION_WORKLOAD;
+ region.size = num * sz;
+ memcpy(des, ®ion, sizeof(struct gvt_region_t));
+
+ return sizeof(struct gvt_region_t) + region.size;
+}
+
+static int workload_load(const struct gvt_migration_obj_t *obj, u32 size)
+{
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ struct drm_i915_private *dev_priv = vgpu->gvt->dev_priv;
+ int n_transfer = INV;
+ struct gvt_pending_workload_t workload;
+ struct intel_engine_cs *engine;
+ void *src = obj->img + obj->offset;
+ u64 pa, off;
+ u32 sz = sizeof(struct gvt_pending_workload_t);
+ int i, j;
+
+ if (size == 0)
+ return size;
+
+ if (unlikely(size % sz) != 0) {
+ gvt_err("migration obj size isn't match between target and image!"
+ " memsize=%d imgsize=%d\n",
+ obj->region.size,
+ size);
+ return n_transfer;
+ }
+
+ for (i = 0; i < size / sz; i++) {
+ memcpy(&workload, src + (i * sz), sz);
+ engine = dev_priv->engine[workload.ring_id];
+ off = i915_mmio_reg_offset(RING_ELSP(engine));
+ pa = intel_vgpu_mmio_offset_to_gpa(vgpu, off);
+ for (j = 0; j < 4; j++) {
+ intel_vgpu_emulate_mmio_write(vgpu, pa,
+ &workload.elsp_dwords.data[j], 4);
+ }
+ }
+
+ n_transfer = size;
+
+ return n_transfer;
+}
+
+static int
+mig_ggtt_save_restore(struct intel_vgpu_mm *ggtt_mm,
+ void *data, u64 gm_offset,
+ u64 gm_sz,
+ bool save_to_image)
+{
+ struct intel_vgpu *vgpu = ggtt_mm->vgpu;
+ struct intel_gvt_gtt_gma_ops *gma_ops = vgpu->gvt->gtt.gma_ops;
+
+ void *ptable;
+ int sz;
+ int shift = vgpu->gvt->device_info.gtt_entry_size_shift;
+
+ ptable = ggtt_mm->ggtt_mm.virtual_ggtt +
+ (gma_ops->gma_to_ggtt_pte_index(gm_offset) << shift);
+ sz = (gm_sz >> I915_GTT_PAGE_SHIFT) << shift;
+
+ if (save_to_image)
+ memcpy(data, ptable, sz);
+ else
+ memcpy(ptable, data, sz);
+
+ return sz;
+}
+
+static int vggtt_save(const struct gvt_migration_obj_t *obj)
+{
+ int ret = INV;
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ struct intel_vgpu_mm *ggtt_mm = vgpu->gtt.ggtt_mm;
+ void *des = obj->img + obj->offset;
+ struct gvt_region_t region;
+ int sz;
+
+ u64 aperture_offset = vgpu_guest_aperture_offset(vgpu);
+ u64 aperture_sz = vgpu_aperture_sz(vgpu);
+ u64 hidden_gm_offset = vgpu_guest_hidden_offset(vgpu);
+ u64 hidden_gm_sz = vgpu_hidden_sz(vgpu);
+
+ des += sizeof(struct gvt_region_t);
+
+ /*TODO:512MB GTT takes total 1024KB page table size, optimization here*/
+
+ gvt_dbg_core("Guest aperture=0x%llx (HW: 0x%llx),"
+ "Guest Hidden=0x%llx (HW:0x%llx)\n",
+ aperture_offset, vgpu_aperture_offset(vgpu),
+ hidden_gm_offset, vgpu_hidden_offset(vgpu));
+
+ /*TODO:to be fixed after removal of address ballooning */
+ ret = 0;
+
+ /* aperture */
+ sz = mig_ggtt_save_restore(ggtt_mm, des,
+ aperture_offset, aperture_sz, true);
+ des += sz;
+ ret += sz;
+
+ /* hidden gm */
+ sz = mig_ggtt_save_restore(ggtt_mm, des,
+ hidden_gm_offset, hidden_gm_sz, true);
+ des += sz;
+ ret += sz;
+
+ /* Save the total size of this session */
+ region.type = GVT_MIGRATION_GTT;
+ region.size = ret;
+ memcpy(obj->img + obj->offset, ®ion, sizeof(struct gvt_region_t));
+
+ ret += sizeof(struct gvt_region_t);
+
+ return ret;
+}
+
+static int vggtt_load(const struct gvt_migration_obj_t *obj, u32 size)
+{
+ int ret;
+ u32 ggtt_index;
+ void *src;
+ int sz;
+
+ struct intel_vgpu *vgpu = (struct intel_vgpu *) obj->vgpu;
+ struct intel_vgpu_mm *ggtt_mm = vgpu->gtt.ggtt_mm;
+
+ int shift = vgpu->gvt->device_info.gtt_entry_size_shift;
+
+ /* offset to bar1 beginning */
+ u64 dest_aperture_offset = vgpu_guest_aperture_offset(vgpu);
+ u64 aperture_sz = vgpu_aperture_sz(vgpu);
+ u64 dest_hidden_gm_offset = vgpu_guest_hidden_offset(vgpu);
+ u64 hidden_gm_sz = vgpu_hidden_sz(vgpu);
+
+ gvt_dbg_core("Guest aperture=0x%llx (HW: 0x%llx),"
+ "Guest Hidden=0x%llx (HW:0x%llx)\n",
+ dest_aperture_offset, vgpu_aperture_offset(vgpu),
+ dest_hidden_gm_offset, vgpu_hidden_offset(vgpu));
+
+ if ((size>>shift) !=
+ ((aperture_sz + hidden_gm_sz) >> I915_GTT_PAGE_SHIFT)) {
+ gvt_err("ggtt restore failed due to page table size not match\n");
+ return INV;
+ }
+
+ ret = 0;
+ src = obj->img + obj->offset;
+
+ /* aperture */
+ sz = mig_ggtt_save_restore(ggtt_mm,
+ src, dest_aperture_offset, aperture_sz, false);
+ src += sz;
+ ret += sz;
+
+ /* hidden GM */
+ sz = mig_ggtt_save_restore(ggtt_mm, src,
+ dest_hidden_gm_offset, hidden_gm_sz, false);
+ ret += sz;
+
+ /* aperture/hidden GTT emulation from Source to Target */
+ for (ggtt_index = 0;
+ ggtt_index < (gvt_ggtt_gm_sz(vgpu->gvt) >> I915_GTT_PAGE_SHIFT);
+ ggtt_index++) {
+
+ if (vgpu_gmadr_is_valid(vgpu, ggtt_index << I915_GTT_PAGE_SHIFT)) {
+ struct intel_gvt_gtt_pte_ops *ops =
+ vgpu->gvt->gtt.pte_ops;
+ struct intel_gvt_gtt_entry e;
+ u64 offset;
+ u64 pa;
+
+ /* TODO: hardcode to 64bit right now */
+ offset = vgpu->gvt->device_info.gtt_start_offset
+ + (ggtt_index<<shift);
+
+ pa = intel_vgpu_mmio_offset_to_gpa(vgpu, offset);
+
+ /* read out virtual GTT entity and
+ * trigger emulate write
+ */
+ ggtt_get_guest_entry(ggtt_mm, &e, ggtt_index);
+ if (ops->test_present(&e)) {
+ /* same as gtt_emulate
+ * _write(vgt, offset, &e.val64, 1<<shift);
+ * Using vgt_emulate_write as to align with vReg load
+ */
+ intel_vgpu_emulate_mmio_write(vgpu, pa,
+ &e.val64, 1<<shift);
+ }
+ }
+ }
+
+ return ret;
+}
+
+static int vgpu_save(const void *img)
+{
+ struct gvt_migration_obj_t *node;
+ int n_img_actual_saved = 0;
+
+ /* go by obj rules one by one */
+ FOR_EACH_OBJ(node, gvt_device_objs) {
+ int n_img = INV;
+
+ /* obj will copy data to image file img.offset */
+ update_image_region_start_pos(node, n_img_actual_saved);
+ if (node->ops->pre_save == NULL) {
+ n_img = 0;
+ } else {
+ n_img = node->ops->pre_save(node);
+ if (n_img == INV) {
+ gvt_err("Save obj %s failed\n",
+ node->name);
+ n_img_actual_saved = INV;
+ break;
+ }
+ }
+ /* show GREEN on screen with colorred term */
+ gvt_dbg_core("Save obj %s success with %d bytes\n",
+ node->name, n_img);
+ n_img_actual_saved += n_img;
+
+ if (n_img_actual_saved >= MIGRATION_IMG_MAX_SIZE) {
+ gvt_err("Image size overflow!!! data=%d MAX=%ld\n",
+ n_img_actual_saved,
+ MIGRATION_IMG_MAX_SIZE);
+ /* Mark as invalid */
+ n_img_actual_saved = INV;
+ break;
+ }
+ }
+ /* update the header with real image size */
+ node = find_migration_obj(GVT_MIGRATION_HEAD);
+ update_image_region_start_pos(node, n_img_actual_saved);
+ node->ops->pre_save(node);
+ return n_img_actual_saved;
+}
+
+static int vgpu_restore(void *img)
+{
+ struct gvt_migration_obj_t *node;
+ struct gvt_region_t region;
+ int n_img_actual_recv = 0;
+ u32 n_img_actual_size;
+
+ /* load image header at first to get real size */
+ memcpy(®ion, img, sizeof(struct gvt_region_t));
+ if (region.type != GVT_MIGRATION_HEAD) {
+ gvt_err("Invalid image. Doesn't start with image_head\n");
+ return INV;
+ }
+
+ n_img_actual_recv += sizeof(struct gvt_region_t);
+ node = find_migration_obj(region.type);
+ update_image_region_start_pos(node, n_img_actual_recv);
+ n_img_actual_size = node->ops->pre_load(node, region.size);
+ if (n_img_actual_size == INV) {
+ gvt_err("Load img %s failed\n", node->name);
+ return INV;
+ }
+
+ if (n_img_actual_size >= MIGRATION_IMG_MAX_SIZE) {
+ gvt_err("Invalid image. magic_id offset = 0x%x\n",
+ n_img_actual_size);
+ return INV;
+ }
+
+ n_img_actual_recv += sizeof(struct gvt_image_header_t);
+
+ do {
+ int n_img = INV;
+ /* parse each region head to get type and size */
+ memcpy(®ion, img + n_img_actual_recv,
+ sizeof(struct gvt_region_t));
+ node = find_migration_obj(region.type);
+ if (node == NULL)
+ break;
+ n_img_actual_recv += sizeof(struct gvt_region_t);
+ update_image_region_start_pos(node, n_img_actual_recv);
+
+ if (node->ops->pre_load == NULL) {
+ n_img = 0;
+ } else {
+ n_img = node->ops->pre_load(node, region.size);
+ if (n_img == INV) {
+ /* Error occurred. colored as RED */
+ gvt_err("Load obj %s failed\n",
+ node->name);
+ n_img_actual_recv = INV;
+ break;
+ }
+ }
+ /* show GREEN on screen with colorred term */
+ gvt_dbg_core("Load obj %s success with %d bytes.\n",
+ node->name, n_img);
+ n_img_actual_recv += n_img;
+ } while (n_img_actual_recv < MIGRATION_IMG_MAX_SIZE);
+
+ return n_img_actual_recv;
+}
+
+int intel_gvt_save_restore(struct intel_vgpu *vgpu, char *buf, size_t count,
+ void *base, uint64_t off, bool restore)
+{
+ struct gvt_migration_obj_t *node;
+ int ret = 0;
+
+ mutex_lock(&gvt_migration);
+
+ FOR_EACH_OBJ(node, gvt_device_objs) {
+ update_image_region_base(node, base + off);
+ update_image_region_start_pos(node, INV);
+ update_status_region_base(node, vgpu);
+ }
+
+ if (restore) {
+ vgpu->pv_notified = true;
+ if (vgpu_restore(base + off) == INV) {
+ ret = -EFAULT;
+ goto exit;
+ }
+ } else {
+ if (vgpu_save(base + off) == INV) {
+ ret = -EFAULT;
+ goto exit;
+ }
+
+ }
+
+exit:
+ mutex_unlock(&gvt_migration);
+
+ return ret;
+}
diff --git a/drivers/gpu/drm/i915/gvt/migrate.h b/drivers/gpu/drm/i915/gvt/migrate.h
index fbd98558c6f1..7a1d9f6e1b95 100644
--- a/drivers/gpu/drm/i915/gvt/migrate.h
+++ b/drivers/gpu/drm/i915/gvt/migrate.h
@@ -19,6 +19,10 @@
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
+ *
+ * Authors:
+ * Yulei Zhang <[email protected]>
+ * Xiao Zheng <[email protected]>
*/