Feature request: Add support for SystemVerilog #39

Open

Open

Feature request: Add support for SystemVerilog#39

The syntax is similar to Verilog, which is already supported by this extension.

Metadata

Assignees

No one assigned

Labels

No labels

No labels

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests