Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

TODO #1

Open
katef opened this issue Dec 31, 2021 · 1 comment
Open

TODO #1

katef opened this issue Dec 31, 2021 · 1 comment

Comments

@katef
Copy link
Owner

katef commented Dec 31, 2021

  • there's no reason the data bus can't be 16 bit
  • really there's no reason why the data can't be analog, too. i could extend the ALU with operations for opamps
  • more ALU ops, 3 bits isn't enough
  • ram (i'd want denser polyphonic sample & holds for this)
  • unsure if i want to keep the 5-bit opcodes and treat them as microcode, with a wider instruction bus driving them. or replace the fetch stage with wider instructions in the first place
  • midi input for instructions
  • rom for instructions, and a program counter
  • conditional branch
  • I/O to midi. should figure out if i want the data bus to be analog first though
@rubyglow
Copy link

rubyglow commented Dec 31, 2021

You could have 16-bit instructions using https://github.com/jeremywen/JW-Modules#noteseq16

16-bit-ops

There's more nice modules in the JW-Modules plugin. I'm pretty well versed in the various plugins and modules in VCV Rack, for latching/sampling/shifting/holding etc. so let me know if I can be of assitance.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants