Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

How do we change the standard cell library being used here? #128

Open
iamkarthikbk opened this issue Sep 20, 2021 · 1 comment
Open

How do we change the standard cell library being used here? #128

iamkarthikbk opened this issue Sep 20, 2021 · 1 comment

Comments

@iamkarthikbk
Copy link

I want to know if there's way I can do exactly what SOFA is doing but not use skywater standard cells. Is there a way I can just select which standard cell library to use?

@ganeshgore
Copy link
Collaborator

Sure, you can do that.
You will have to makes changes to a couple of files

  1. ./FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/arch/openfpga_arch.xml defines the standard cell mapping (sky130_fd_sc_* for Sky130) change that to your preferred standard cell.
  2. FPGA1212_QLSOFA_HD_PNR/FPGA1212_QLSOFA_HD_task/sc_verilog this directory also has few standard cells defined please change that as well.

With those changes, you should be able to generate a new Verilog netlist with your preferred standard cell library using OpenFPGA.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants