Skip to content

[top_darjeeling] [dvsim] sw_build error when run dvsim.py #28458

@Morgan-LW

Description

@Morgan-LW

desc

I was running a simulation with the following command:
"python3 $REPO_TOP/util/dvsim/dvsim.py $REPO_TOP/hw/top_darjeeling/dv/chip_sim_cfg.hjson -pr /proj/mgchang00500/opentitan-master --wave fsdb"

However, I encountered the error message below:
Building SW image "//sw/device/tests:otbn_smoketest_sim_dv".
Building "//sw/device/tests:otbn_smoketest_sim_dv" on network connected machine.
Building with command: ./bazelisk.sh build --//hw/top=darjeeling --//hw/top=darjeeling --define DISABLE_VERILATOR_BUILD=true --//util/design/data:img_seed=90870832811542153143324482901648941324437952268076988969999207966886807424889 //sw/device/tests:otbn_smoketest_sim_dv
make: *** [/proj/mgchang00500/opentitan-master/hw/dv/tools/dvsim/sim.mk:78: sw_build] Error 7

Could you please provide any hints for debugging this issue?
Thank you for your help.

Metadata

Metadata

Assignees

No one assigned

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions