-
Notifications
You must be signed in to change notification settings - Fork 5
/
alx_hw.c
1503 lines (1272 loc) · 37.9 KB
/
alx_hw.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*-
* Copyright (c) 2012 Qualcomm Atheros, Inc.
* Copyright (c) 2013, Mark Johnston <[email protected]>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
* copyright notice and this permission notice appear in all copies.
*
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
*/
#include <sys/cdefs.h>
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/bitstring.h>
#include <sys/bus.h>
#include <sys/endian.h>
#include <sys/errno.h>
#include <sys/kernel.h>
#include <sys/rman.h>
#include <net/ethernet.h>
#include <dev/pci/pcireg.h>
#include <dev/pci/pcivar.h>
#include <dev/mii/mii.h>
#include <machine/bus.h>
#include "compat.h"
#include "alx_hw.h"
#include "if_alxreg.h"
#define ALX_REV_A(_r) ((_r) == ALX_REV_A0 || (_r) == ALX_REV_A1)
void alx_enable_osc(struct alx_hw *hw);
u16 alx_get_phy_config(struct alx_hw *hw);
void alx_reset_osc(struct alx_hw *hw, u8 rev);
int __alx_read_phy_core(struct alx_hw *hw, bool ext, u8 dev, u16 reg,
u16 *phy_data);
int __alx_read_phy_dbg(struct alx_hw *hw, u16 reg, u16 *pdata);
int __alx_read_phy_ext(struct alx_hw *hw, u8 dev, u16 reg, u16 *pdata);
int __alx_read_phy_reg(struct alx_hw *hw, u16 reg, u16 *phy_data);
void __alx_stop_phy_polling(struct alx_hw *hw);
bool __alx_wait_mdio_idle(struct alx_hw *hw);
int __alx_write_phy_core(struct alx_hw *hw, bool ext, u8 dev, u16 reg,
u16 phy_data);
int __alx_write_phy_dbg(struct alx_hw *hw, u16 reg, u16 data);
int __alx_write_phy_ext(struct alx_hw *hw, u8 dev, u16 reg, u16 data);
int __alx_write_phy_reg(struct alx_hw *hw, u16 reg, u16 phy_data);
u32 ethadv_to_hw_cfg(struct alx_hw *hw, u32 ethadv_cfg);
/* get permanent mac address from */
int
alx_get_perm_macaddr(struct alx_hw *hw, u8 *addr)
{
u32 val, mac0, mac1;
u16 flag, i;
#define INTN_LOADED 0x1
#define EXTN_LOADED 0x2
flag = 0;
val = 0;
read_mcadr:
/* get it from register first */
ALX_MEM_R32(hw, ALX_STAD0, &mac0);
ALX_MEM_R32(hw, ALX_STAD1, &mac1);
/* addr should be big-endian */
*(__be32 *)(addr + 2) = cpu_to_be32(mac0);
*(__be16 *)addr = cpu_to_be16((u16)mac1);
if (!ETHER_IS_MULTICAST(addr) && mac0 != 0 && mac1 != 0)
return (0);
if ((flag & INTN_LOADED) == 0) {
/* load from efuse ? */
for (i = 0; i < ALX_SLD_MAX_TO; i++) {
ALX_MEM_R32(hw, ALX_SLD, &val);
if ((val & (ALX_SLD_STAT | ALX_SLD_START)) == 0)
break;
mdelay(1);
}
if (i == ALX_SLD_MAX_TO)
goto out;
ALX_MEM_W32(hw, ALX_SLD, val | ALX_SLD_START);
for (i = 0; i < ALX_SLD_MAX_TO; i++) {
mdelay(1);
ALX_MEM_R32(hw, ALX_SLD, &val);
if ((val & ALX_SLD_START) == 0)
break;
}
if (i == ALX_SLD_MAX_TO)
goto out;
flag |= INTN_LOADED;
goto read_mcadr;
}
if ((flag & EXTN_LOADED) == 0) {
ALX_MEM_R32(hw, ALX_EFLD, &val);
if ((val & (ALX_EFLD_F_EXIST | ALX_EFLD_E_EXIST)) != 0) {
/* load from eeprom/flash ? */
for (i = 0; i < ALX_SLD_MAX_TO; i++) {
ALX_MEM_R32(hw, ALX_EFLD, &val);
if ((val & (ALX_EFLD_STAT |
ALX_EFLD_START)) == 0) {
break;
}
mdelay(1);
}
if (i == ALX_SLD_MAX_TO)
goto out;
ALX_MEM_W32(hw, ALX_EFLD, val | ALX_EFLD_START);
for (i = 0; i < ALX_SLD_MAX_TO; i++) {
mdelay(1);
ALX_MEM_R32(hw, ALX_EFLD, &val);
if ((val & ALX_EFLD_START) == 0)
break;
}
if (i == ALX_SLD_MAX_TO)
goto out;
flag |= EXTN_LOADED;
goto read_mcadr;
}
}
out:
return ALX_ERR_ALOAD;
}
void alx_set_macaddr(struct alx_hw *hw, u8 *addr)
{
u32 val;
/* for example: 00-0B-6A-F6-00-DC * STAD0=6AF600DC, STAD1=000B */
val = be32_to_cpu(*(__be32 *)(addr + 2));
ALX_MEM_W32(hw, ALX_STAD0, val);
val = be16_to_cpu(*(__be16 *)addr);
ALX_MEM_W32(hw, ALX_STAD1, val);
}
void alx_add_mc_addr(struct alx_hw *hw, u8 *addr)
{
u32 crc32, bit, reg;
crc32 = ether_crc32_le(addr, ETH_ALEN);
/* The HASH Table is a register array of 2 32-bit registers.
* It is treated like an array of 64 bits. We want to set
* bit BitArray[hash_value]. So we figure out what register
* the bit is in, read it, OR in the new bit, then write
* back the new value. The register is determined by the
* upper 7 bits of the hash value and the bit within that
* register are determined by the lower 5 bits of the value.
*/
reg = (crc32 >> 31) & 0x1;
bit = (crc32 >> 26) & 0x1F;
hw->mc_hash[reg] |= (0x1 << bit);
}
void alx_enable_osc(struct alx_hw *hw)
{
u32 val;
/* rising edge */
ALX_MEM_R32(hw, ALX_MISC, &val);
ALX_MEM_W32(hw, ALX_MISC, val & ~ALX_MISC_INTNLOSC_OPEN);
ALX_MEM_W32(hw, ALX_MISC, val | ALX_MISC_INTNLOSC_OPEN);
}
void alx_reset_osc(struct alx_hw *hw, u8 rev)
{
u32 val, val2;
/* clear Internal OSC settings, switching OSC by hw itself */
ALX_MEM_R32(hw, ALX_MISC3, &val);
ALX_MEM_W32(hw, ALX_MISC3,
(val & ~ALX_MISC3_25M_BY_SW) | ALX_MISC3_25M_NOTO_INTNL);
/* 25M clk from chipset may be unstable 1s after de-assert of
* PERST, driver need re-calibrate before enter Sleep for WoL
*/
ALX_MEM_R32(hw, ALX_MISC, &val);
if (rev >= ALX_REV_B0) {
/* restore over current protection def-val,
* this val could be reset by MAC-RST
*/
FIELD_SET32(val, ALX_MISC_PSW_OCP, ALX_MISC_PSW_OCP_DEF);
/* a 0->1 change will update the internal val of osc */
val &= ~ALX_MISC_INTNLOSC_OPEN;
ALX_MEM_W32(hw, ALX_MISC, val);
ALX_MEM_W32(hw, ALX_MISC, val | ALX_MISC_INTNLOSC_OPEN);
/* hw will automatically dis OSC after cab. */
ALX_MEM_R32(hw, ALX_MSIC2, &val2);
val2 &= ~ALX_MSIC2_CALB_START;
ALX_MEM_W32(hw, ALX_MSIC2, val2);
ALX_MEM_W32(hw, ALX_MSIC2, val2 | ALX_MSIC2_CALB_START);
} else {
val &= ~ALX_MISC_INTNLOSC_OPEN;
/* disable isoloate for A0 */
if (ALX_REV_A(rev))
val &= ~ALX_MISC_ISO_EN;
ALX_MEM_W32(hw, ALX_MISC, val | ALX_MISC_INTNLOSC_OPEN);
ALX_MEM_W32(hw, ALX_MISC, val);
}
udelay(20);
}
int
alx_reset_mac(struct alx_hw *hw)
{
u32 val, pmctrl;
int i, ret;
u8 rev;
bool a_cr;
pmctrl = 0;
rev = (u8)ALX_REVID(hw);
a_cr = ALX_REV_A(rev) && ALX_WITH_CR(hw);
/* disable all interrupts, RXQ/TXQ */
ALX_MEM_W32(hw, ALX_MSIX_MASK, 0xFFFFFFFF);
ALX_MEM_W32(hw, ALX_IMR, 0);
ALX_MEM_W32(hw, ALX_ISR, ALX_ISR_DIS);
ret = alx_stop_mac(hw);
if (ret)
return ret;
/* mac reset workaroud */
ALX_MEM_W32(hw, ALX_RFD_PIDX, 1);
/* dis l0s/l1 before mac reset */
if (a_cr) {
ALX_MEM_R32(hw, ALX_PMCTRL, &pmctrl);
if ((pmctrl & (ALX_PMCTRL_L1_EN | ALX_PMCTRL_L0S_EN)) != 0) {
ALX_MEM_W32(hw, ALX_PMCTRL,
pmctrl & ~(ALX_PMCTRL_L1_EN |
ALX_PMCTRL_L0S_EN));
}
}
/* reset whole mac safely */
ALX_MEM_R32(hw, ALX_MASTER, &val);
ALX_MEM_W32(hw, ALX_MASTER,
val | ALX_MASTER_DMA_MAC_RST | ALX_MASTER_OOB_DIS);
/* make sure it's real idle */
udelay(10);
for (i = 0; i < ALX_DMA_MAC_RST_TO; i++) {
ALX_MEM_R32(hw, ALX_RFD_PIDX, &val);
if (val == 0)
break;
udelay(10);
}
for (; i < ALX_DMA_MAC_RST_TO; i++) {
ALX_MEM_R32(hw, ALX_MASTER, &val);
if ((val & ALX_MASTER_DMA_MAC_RST) == 0)
break;
udelay(10);
}
if (i == ALX_DMA_MAC_RST_TO)
return ALX_ERR_RSTMAC;
udelay(10);
if (a_cr) {
/* set ALX_MASTER_PCLKSEL_SRDS (affect by soft-rst, PERST) */
ALX_MEM_W32(hw, ALX_MASTER, val | ALX_MASTER_PCLKSEL_SRDS);
/* resoter l0s / l1 */
if (pmctrl & (ALX_PMCTRL_L1_EN | ALX_PMCTRL_L0S_EN))
ALX_MEM_W32(hw, ALX_PMCTRL, pmctrl);
}
alx_reset_osc(hw, rev);
/* clear Internal OSC settings, switching OSC by hw itself,
* disable isoloate for A version
*/
ALX_MEM_R32(hw, ALX_MISC3, &val);
ALX_MEM_W32(hw, ALX_MISC3,
(val & ~ALX_MISC3_25M_BY_SW) | ALX_MISC3_25M_NOTO_INTNL);
ALX_MEM_R32(hw, ALX_MISC, &val);
val &= ~ALX_MISC_INTNLOSC_OPEN;
if (ALX_REV_A(rev))
val &= ~ALX_MISC_ISO_EN;
ALX_MEM_W32(hw, ALX_MISC, val);
udelay(20);
/* driver control speed/duplex, hash-alg */
ALX_MEM_W32(hw, ALX_MAC_CTRL, hw->rx_ctrl);
/* clk sw */
ALX_MEM_R32(hw, ALX_SERDES, &val);
ALX_MEM_W32(hw, ALX_SERDES,
val | ALX_SERDES_MACCLK_SLWDWN | ALX_SERDES_PHYCLK_SLWDWN);
/* mac reset cause MDIO ctrl restore non-polling status */
if (hw->is_fpga)
__alx_start_phy_polling(hw, ALX_MDIO_CLK_SEL_25MD128);
return ret;
}
/* alx_reset_phy
* completely reset phy, all settings/workaround will be re-configureed
* hib_en: enable/disable hibernation on PHY
*/
void
alx_reset_phy(struct alx_hw *hw, bool hib_en)
{
int i;
u32 val;
u16 phy_val;
/* (DSP)reset PHY core */
ALX_MEM_R32(hw, ALX_PHY_CTRL, &val);
val &= ~(ALX_PHY_CTRL_DSPRST_OUT | ALX_PHY_CTRL_IDDQ |
ALX_PHY_CTRL_GATE_25M | ALX_PHY_CTRL_POWER_DOWN |
ALX_PHY_CTRL_CLS);
val |= ALX_PHY_CTRL_RST_ANALOG;
if (hib_en)
val |= (ALX_PHY_CTRL_HIB_PULSE | ALX_PHY_CTRL_HIB_EN);
else
val &= ~(ALX_PHY_CTRL_HIB_PULSE | ALX_PHY_CTRL_HIB_EN);
ALX_MEM_W32(hw, ALX_PHY_CTRL, val);
udelay(10);
ALX_MEM_W32(hw, ALX_PHY_CTRL, val | ALX_PHY_CTRL_DSPRST_OUT);
/* delay 800us */
for (i = 0; i < ALX_PHY_CTRL_DSPRST_TO; i++)
udelay(10);
if (hw->is_fpga)
goto set_imr;
/* phy power saving & hib */
if (hib_en) {
alx_write_phy_dbg(hw, ALX_MIIDBG_LEGCYPS, ALX_LEGCYPS_DEF);
alx_write_phy_dbg(hw, ALX_MIIDBG_SYSMODCTRL,
ALX_SYSMODCTRL_IECHOADJ_DEF);
alx_write_phy_ext(hw, ALX_MIIEXT_PCS, ALX_MIIEXT_VDRVBIAS,
ALX_VDRVBIAS_DEF);
} else {
alx_write_phy_dbg(hw, ALX_MIIDBG_LEGCYPS,
ALX_LEGCYPS_DEF & ~ALX_LEGCYPS_EN);
alx_write_phy_dbg(hw, ALX_MIIDBG_HIBNEG, ALX_HIBNEG_NOHIB);
alx_write_phy_dbg(hw, ALX_MIIDBG_GREENCFG, ALX_GREENCFG_DEF);
}
/* EEE advertisement */
if (ALX_CAP(hw, AZ)) {
alx_write_phy_ext(hw, ALX_MIIEXT_ANEG,
ALX_MIIEXT_LOCAL_EEEADV,
ALX_CAP(hw, GIGA) ?
ALX_LOCAL_EEEADV_1000BT | ALX_LOCAL_EEEADV_100BT :
ALX_LOCAL_EEEADV_100BT);
/* half amplify */
alx_write_phy_dbg(hw, ALX_MIIDBG_AZ_ANADECT,
ALX_AZ_ANADECT_DEF);
} else {
ALX_MEM_R32(hw, ALX_LPI_CTRL, &val);
ALX_MEM_W32(hw, ALX_LPI_CTRL, val & ~ALX_LPI_CTRL_EN);
alx_write_phy_ext(hw, ALX_MIIEXT_ANEG,
ALX_MIIEXT_LOCAL_EEEADV, 0);
}
/* phy power saving */
alx_write_phy_dbg(hw, ALX_MIIDBG_TST10BTCFG, ALX_TST10BTCFG_DEF);
alx_write_phy_dbg(hw, ALX_MIIDBG_SRDSYSMOD, ALX_SRDSYSMOD_DEF);
alx_write_phy_dbg(hw, ALX_MIIDBG_TST100BTCFG, ALX_TST100BTCFG_DEF);
alx_write_phy_dbg(hw, ALX_MIIDBG_ANACTRL, ALX_ANACTRL_DEF);
alx_read_phy_dbg(hw, ALX_MIIDBG_GREENCFG2, &phy_val);
alx_write_phy_dbg(hw, ALX_MIIDBG_GREENCFG2,
phy_val & ~ALX_GREENCFG2_GATE_DFSE_EN);
/* rtl8139c, 120m issue */
alx_write_phy_ext(hw, ALX_MIIEXT_ANEG, ALX_MIIEXT_NLP78,
ALX_MIIEXT_NLP78_120M_DEF);
alx_write_phy_ext(hw, ALX_MIIEXT_ANEG, ALX_MIIEXT_S3DIG10,
ALX_MIIEXT_S3DIG10_DEF);
if (hw->lnk_patch) {
/* Turn off half amplitude */
alx_read_phy_ext(hw, ALX_MIIEXT_PCS, ALX_MIIEXT_CLDCTRL3,
&phy_val);
alx_write_phy_ext(hw, ALX_MIIEXT_PCS, ALX_MIIEXT_CLDCTRL3,
phy_val | ALX_CLDCTRL3_BP_CABLE1TH_DET_GT);
/* Turn off Green feature */
alx_read_phy_dbg(hw, ALX_MIIDBG_GREENCFG2, &phy_val);
alx_write_phy_dbg(hw, ALX_MIIDBG_GREENCFG2,
phy_val | ALX_GREENCFG2_BP_GREEN);
/* Turn off half Bias */
alx_read_phy_ext(hw, ALX_MIIEXT_PCS, ALX_MIIEXT_CLDCTRL5,
&phy_val);
alx_write_phy_ext(hw, ALX_MIIEXT_PCS, ALX_MIIEXT_CLDCTRL5,
phy_val | ALX_CLDCTRL5_BP_VD_HLFBIAS);
}
set_imr:
/* set phy interrupt mask */
alx_write_phy_reg(hw, ALX_MII_IER,
ALX_IER_LINK_UP | ALX_IER_LINK_DOWN);
}
#define ALX_PCI_CMD (\
PCIM_CMD_BUSMASTEREN |\
PCIM_CMD_MEMEN |\
PCIM_CMD_PORTEN)
/*
* alx_reset_pcie
* reset pcie relative registers (pci command, clk, aspm...)
*/
void alx_reset_pcie(struct alx_hw *hw)
{
u32 val;
u16 val16;
u8 rev = (u8)ALX_REVID(hw);
/* Workaround for PCI problem when BIOS sets MMRBC incorrectly. */
ALX_CFG_R16(hw, PCIR_COMMAND, &val16);
if (!(val16 & ALX_PCI_CMD) || (val16 & PCIM_CMD_INTxDIS)) {
val16 = (val16 | ALX_PCI_CMD) & ~PCIM_CMD_INTxDIS;
ALX_CFG_W16(hw, PCIR_COMMAND, val16);
}
/* clear WoL setting/status */
ALX_MEM_R32(hw, ALX_WOL0, &val);
ALX_MEM_W32(hw, ALX_WOL0, 0);
/* deflt val of PDLL D3PLLOFF */
ALX_MEM_R32(hw, ALX_PDLL_TRNS1, &val);
ALX_MEM_W32(hw, ALX_PDLL_TRNS1, val & ~ALX_PDLL_TRNS1_D3PLLOFF_EN);
/* mask some pcie error bits */
ALX_MEM_R32(hw, ALX_UE_SVRT, &val);
val &= ~(ALX_UE_SVRT_DLPROTERR | ALX_UE_SVRT_FCPROTERR);
ALX_MEM_W32(hw, ALX_UE_SVRT, val);
/* wol 25M & pclk */
ALX_MEM_R32(hw, ALX_MASTER, &val);
if (ALX_REV_A(rev) && ALX_WITH_CR(hw)) {
if ((val & ALX_MASTER_WAKEN_25M) == 0 ||
(val & ALX_MASTER_PCLKSEL_SRDS) == 0) {
ALX_MEM_W32(hw, ALX_MASTER,
val | ALX_MASTER_PCLKSEL_SRDS |
ALX_MASTER_WAKEN_25M);
}
} else {
if ((val & ALX_MASTER_WAKEN_25M) == 0 ||
(val & ALX_MASTER_PCLKSEL_SRDS) != 0) {
ALX_MEM_W32(hw, ALX_MASTER,
(val & ~ALX_MASTER_PCLKSEL_SRDS) |
ALX_MASTER_WAKEN_25M);
}
}
/* ASPM setting */
alx_enable_aspm(hw, ALX_CAP(hw, L0S), ALX_CAP(hw, L1));
udelay(10);
}
/* alx_stop_mac
* stop the mac, transmit & receive modules
* return : 0 if ok, none-0 if busy
*/
int alx_stop_mac(struct alx_hw *hw)
{
u32 rxq, txq, val;
u16 i;
ALX_MEM_R32(hw, ALX_RXQ0, &rxq);
ALX_MEM_W32(hw, ALX_RXQ0, rxq & ~ALX_RXQ0_EN);
ALX_MEM_R32(hw, ALX_TXQ0, &txq);
ALX_MEM_W32(hw, ALX_TXQ0, txq & ~ALX_TXQ0_EN);
udelay(40);
hw->rx_ctrl &= ~(ALX_MAC_CTRL_RX_EN | ALX_MAC_CTRL_TX_EN);
ALX_MEM_W32(hw, ALX_MAC_CTRL, hw->rx_ctrl);
for (i = 0; i < ALX_DMA_MAC_RST_TO; i++) {
ALX_MEM_R32(hw, ALX_MAC_STS, &val);
if (!(val & ALX_MAC_STS_IDLE))
break;
udelay(10);
}
return (ALX_DMA_MAC_RST_TO == i) ? ALX_ERR_RSTMAC : 0;
}
/* alx_start_mac
* enable rx/tx MAC module
*/
void alx_start_mac(struct alx_hw *hw)
{
u32 mac, txq, rxq;
ALX_MEM_R32(hw, ALX_RXQ0, &rxq);
ALX_MEM_W32(hw, ALX_RXQ0, rxq | ALX_RXQ0_EN);
ALX_MEM_R32(hw, ALX_TXQ0, &txq);
ALX_MEM_W32(hw, ALX_TXQ0, txq | ALX_TXQ0_EN);
mac = hw->rx_ctrl;
if (hw->link_duplex == ALX_FULL_DUPLEX)
mac |= ALX_MAC_CTRL_FULLD;
else
mac &= ~ALX_MAC_CTRL_FULLD;
FIELD_SET32(mac, ALX_MAC_CTRL_SPEED, hw->link_speed == SPEED_1000 ?
ALX_MAC_CTRL_SPEED_1000 : ALX_MAC_CTRL_SPEED_10_100);
mac |= ALX_MAC_CTRL_TX_EN | ALX_MAC_CTRL_RX_EN;
hw->rx_ctrl = mac;
ALX_MEM_W32(hw, ALX_MAC_CTRL, mac);
}
/* set flow control on MAC side */
void alx_cfg_mac_fc(struct alx_hw *hw, u8 fc)
{
if (fc & ALX_FC_RX)
hw->rx_ctrl |= ALX_MAC_CTRL_RXFC_EN;
else
hw->rx_ctrl &= ~ALX_MAC_CTRL_RXFC_EN;
if (fc & ALX_FC_TX)
hw->rx_ctrl |= ALX_MAC_CTRL_TXFC_EN;
else
hw->rx_ctrl &= ~ALX_MAC_CTRL_TXFC_EN;
ALX_MEM_W32(hw, ALX_MAC_CTRL, hw->rx_ctrl);
}
/* enable/disable aspm support */
void alx_enable_aspm(struct alx_hw *hw, bool l0s_en, bool l1_en)
{
u32 pmctrl;
u8 rev = (u8)ALX_REVID(hw);
ALX_MEM_R32(hw, ALX_PMCTRL, &pmctrl);
FIELD_SET32(pmctrl, ALX_PMCTRL_LCKDET_TIMER,
ALX_PMCTRL_LCKDET_TIMER_DEF);
pmctrl |= ALX_PMCTRL_RCVR_WT_1US |
ALX_PMCTRL_L1_CLKSW_EN |
ALX_PMCTRL_L1_SRDSRX_PWD ;
FIELD_SET32(pmctrl, ALX_PMCTRL_L1REQ_TO, ALX_PMCTRL_L1REG_TO_DEF);
FIELD_SET32(pmctrl, ALX_PMCTRL_L1_TIMER, ALX_PMCTRL_L1_TIMER_16US);
pmctrl &= ~(ALX_PMCTRL_L1_SRDS_EN |
ALX_PMCTRL_L1_SRDSPLL_EN |
ALX_PMCTRL_L1_BUFSRX_EN |
ALX_PMCTRL_SADLY_EN |
ALX_PMCTRL_HOTRST_WTEN|
ALX_PMCTRL_L0S_EN |
ALX_PMCTRL_L1_EN |
ALX_PMCTRL_ASPM_FCEN |
ALX_PMCTRL_TXL1_AFTER_L0S |
ALX_PMCTRL_RXL1_AFTER_L0S
);
if (ALX_REV_A(rev) && ALX_WITH_CR(hw))
pmctrl |= ALX_PMCTRL_L1_SRDS_EN | ALX_PMCTRL_L1_SRDSPLL_EN;
if (l0s_en)
pmctrl |= (ALX_PMCTRL_L0S_EN | ALX_PMCTRL_ASPM_FCEN);
if (l1_en)
pmctrl |= (ALX_PMCTRL_L1_EN | ALX_PMCTRL_ASPM_FCEN);
ALX_MEM_W32(hw, ALX_PMCTRL, pmctrl);
}
/* translate ethtool adv /speed/duplex settting to hw specific value */
u32 ethadv_to_hw_cfg(struct alx_hw *hw, u32 ethadv_cfg)
{
u32 cfg = 0;
if (ethadv_cfg & ADVERTISED_Autoneg) {
cfg |= ALX_DRV_PHY_AUTO;
if (ethadv_cfg & ADVERTISED_10baseT_Half)
cfg |= ALX_DRV_PHY_10;
if (ethadv_cfg & ADVERTISED_10baseT_Full)
cfg |= ALX_DRV_PHY_10 | ALX_DRV_PHY_DUPLEX;
if (ethadv_cfg & ADVERTISED_100baseT_Half)
cfg |= ALX_DRV_PHY_100;
if (ethadv_cfg & ADVERTISED_100baseT_Full)
cfg |= ALX_DRV_PHY_100 | ALX_DRV_PHY_DUPLEX;
if (ethadv_cfg & ADVERTISED_1000baseT_Half)
cfg |= ALX_DRV_PHY_1000;
if (ethadv_cfg & ADVERTISED_1000baseT_Full)
cfg |= ALX_DRV_PHY_100 | ALX_DRV_PHY_DUPLEX;
if (ethadv_cfg & ADVERTISED_Pause)
cfg |= ADVERTISE_PAUSE_CAP;
if (ethadv_cfg & ADVERTISED_Asym_Pause)
cfg |= ADVERTISE_PAUSE_ASYM;
if (ALX_CAP(hw, AZ))
cfg |= ALX_DRV_PHY_EEE;
} else {
switch (ethadv_cfg) {
case ADVERTISED_10baseT_Half:
cfg |= ALX_DRV_PHY_10;
break;
case ADVERTISED_100baseT_Half:
cfg |= ALX_DRV_PHY_100;
break;
case ADVERTISED_10baseT_Full:
cfg |= ALX_DRV_PHY_10 | ALX_DRV_PHY_DUPLEX;
break;
case ADVERTISED_100baseT_Full:
cfg |= ALX_DRV_PHY_100 | ALX_DRV_PHY_DUPLEX;
break;
}
}
return cfg;
}
/* initialize phy for speed / flow control
* ethadv:
* format from ethtool, we use it for both autoneg and force mode
*/
int alx_setup_speed_duplex(struct alx_hw *hw, u32 ethadv, u8 flowctrl)
{
u16 adv, giga, cr;
u32 val;
int err = 0;
/* clear flag */
alx_write_phy_reg(hw, ALX_MII_DBG_ADDR, 0);
ALX_MEM_R32(hw, ALX_DRV, &val);
FIELD_SET32(val, ALX_DRV_PHY, 0);
if (ethadv & ADVERTISED_Autoneg) {
adv = ADVERTISE_CSMA;
adv |= ethtool_adv_to_mii_adv_t(ethadv);
if (flowctrl & ALX_FC_ANEG) {
if (flowctrl & ALX_FC_RX) {
adv |= ADVERTISED_Pause;
if (!(flowctrl & ALX_FC_TX))
adv |= ADVERTISED_Asym_Pause;
} else if (flowctrl & ALX_FC_TX)
adv |= ADVERTISED_Asym_Pause;
}
giga = 0;
if (ALX_CAP(hw, GIGA))
giga = ethtool_adv_to_mii_ctrl1000_t(ethadv);
cr = BMCR_RESET | BMCR_ANENABLE | BMCR_ANRESTART;
if (alx_write_phy_reg(hw, MII_ADVERTISE, adv) ||
alx_write_phy_reg(hw, MII_CTRL1000, giga) ||
alx_write_phy_reg(hw, MII_BMCR, cr))
err = ALX_ERR_MIIBUSY;
} else {
cr = BMCR_RESET;
if (ethadv == ADVERTISED_100baseT_Half ||
ethadv == ADVERTISED_100baseT_Full)
cr |= BMCR_SPEED100;
if (ethadv == ADVERTISED_10baseT_Full ||
ethadv == ADVERTISED_100baseT_Full)
cr |= BMCR_FULLDPLX;
err = alx_write_phy_reg(hw, MII_BMCR, cr);
}
if (!err) {
alx_write_phy_reg(hw, ALX_MII_DBG_ADDR, ALX_PHY_INITED);
/* save config to HW */
val |= ethadv_to_hw_cfg(hw, ethadv);
}
ALX_MEM_W32(hw, ALX_DRV, val);
return err;
}
/* do post setting on phy if link up/down event occur */
void alx_post_phy_link(struct alx_hw *hw, u16 speed, bool az_en)
{
u16 phy_val, len, agc;
u8 revid = (u8)ALX_REVID(hw);
bool adj_th;
if (revid != ALX_REV_B0 &&
revid != ALX_REV_A1 &&
revid != ALX_REV_A0) {
return;
}
adj_th = (revid == ALX_REV_B0) ? true : false;
/* 1000BT/AZ, wrong cable length */
if (speed != SPEED_0) {
alx_read_phy_ext(hw, ALX_MIIEXT_PCS, ALX_MIIEXT_CLDCTRL6,
&phy_val);
len = FIELD_GETX(phy_val, ALX_CLDCTRL6_CAB_LEN);
alx_read_phy_dbg(hw, ALX_MIIDBG_AGC, &phy_val);
agc = FIELD_GETX(phy_val, ALX_AGC_2_VGA);
if ((speed == SPEED_1000 &&
(len > ALX_CLDCTRL6_CAB_LEN_SHORT1G ||
(0 == len && agc > ALX_AGC_LONG1G_LIMT))) ||
(speed == SPEED_100 &&
(len > ALX_CLDCTRL6_CAB_LEN_SHORT100M ||
(0 == len && agc > ALX_AGC_LONG100M_LIMT)))) {
alx_write_phy_dbg(hw, ALX_MIIDBG_AZ_ANADECT,
ALX_AZ_ANADECT_LONG);
alx_read_phy_ext(hw, ALX_MIIEXT_ANEG, ALX_MIIEXT_AFE,
&phy_val);
alx_write_phy_ext(hw, ALX_MIIEXT_ANEG, ALX_MIIEXT_AFE,
phy_val | ALX_AFE_10BT_100M_TH);
} else {
alx_write_phy_dbg(hw, ALX_MIIDBG_AZ_ANADECT,
ALX_AZ_ANADECT_DEF);
alx_read_phy_ext(hw, ALX_MIIEXT_ANEG,
ALX_MIIEXT_AFE, &phy_val);
alx_write_phy_ext(hw, ALX_MIIEXT_ANEG, ALX_MIIEXT_AFE,
phy_val & ~ALX_AFE_10BT_100M_TH);
}
/* threashold adjust */
if (adj_th && hw->lnk_patch) {
if (speed == SPEED_100) {
alx_write_phy_dbg(hw, ALX_MIIDBG_MSE16DB,
ALX_MSE16DB_UP);
} else if (speed == SPEED_1000) {
/*
* Giga link threshold, raise the tolerance of
* noise 50%
*/
alx_read_phy_dbg(hw, ALX_MIIDBG_MSE20DB,
&phy_val);
FIELD_SETS(phy_val, ALX_MSE20DB_TH,
ALX_MSE20DB_TH_HI);
alx_write_phy_dbg(hw, ALX_MIIDBG_MSE20DB,
phy_val);
}
}
/* phy link-down in 1000BT/AZ mode */
if (az_en && revid == ALX_REV_B0 && speed == SPEED_1000) {
alx_write_phy_dbg(hw, ALX_MIIDBG_SRDSYSMOD,
ALX_SRDSYSMOD_DEF & ~ALX_SRDSYSMOD_DEEMP_EN);
}
} else {
alx_read_phy_ext(hw, ALX_MIIEXT_ANEG, ALX_MIIEXT_AFE,
&phy_val);
alx_write_phy_ext(hw, ALX_MIIEXT_ANEG, ALX_MIIEXT_AFE,
phy_val & ~ALX_AFE_10BT_100M_TH);
if (adj_th && hw->lnk_patch) {
alx_write_phy_dbg(hw, ALX_MIIDBG_MSE16DB,
ALX_MSE16DB_DOWN);
alx_read_phy_dbg(hw, ALX_MIIDBG_MSE20DB, &phy_val);
FIELD_SETS(phy_val, ALX_MSE20DB_TH, ALX_MSE20DB_TH_DEF);
alx_write_phy_dbg(hw, ALX_MIIDBG_MSE20DB, phy_val);
}
if (az_en && revid == ALX_REV_B0) {
alx_write_phy_dbg(hw, ALX_MIIDBG_SRDSYSMOD,
ALX_SRDSYSMOD_DEF);
}
}
}
/* do power saving setting befor enter suspend mode
* NOTE:
* 1. phy link must be established before calling this function
* 2. wol option (pattern,magic,link,etc.) is configed before call it.
*/
int alx_pre_suspend(struct alx_hw *hw, u16 speed)
{
u32 master, mac, phy, val;
int err = 0;
ALX_MEM_R32(hw, ALX_MASTER, &master);
master &= ~ALX_MASTER_PCLKSEL_SRDS;
mac = hw->rx_ctrl;
/* 10/100 half */
FIELD_SET32(mac, ALX_MAC_CTRL_SPEED, ALX_MAC_CTRL_SPEED_10_100);
mac &= ~(ALX_MAC_CTRL_FULLD | ALX_MAC_CTRL_RX_EN | ALX_MAC_CTRL_TX_EN);
ALX_MEM_R32(hw, ALX_PHY_CTRL, &phy);
phy &= ~(ALX_PHY_CTRL_DSPRST_OUT | ALX_PHY_CTRL_CLS);
phy |= ALX_PHY_CTRL_RST_ANALOG | ALX_PHY_CTRL_HIB_PULSE |
ALX_PHY_CTRL_HIB_EN;
/* without any activity */
if (!(hw->sleep_ctrl & ALX_SLEEP_ACTIVE)) {
err = alx_write_phy_reg(hw, ALX_MII_IER, 0);
phy |= ALX_PHY_CTRL_IDDQ | ALX_PHY_CTRL_POWER_DOWN;
goto config_reg;
}
if (hw->sleep_ctrl & (ALX_SLEEP_WOL_MAGIC | ALX_SLEEP_CIFS))
mac |= ALX_MAC_CTRL_RX_EN | ALX_MAC_CTRL_BRD_EN;
if (hw->sleep_ctrl & ALX_SLEEP_CIFS)
mac |= ALX_MAC_CTRL_TX_EN;
if (speed % 10 == ALX_FULL_DUPLEX)
mac |= ALX_MAC_CTRL_FULLD;
if (speed >= SPEED_1000)
FIELD_SET32(mac, ALX_MAC_CTRL_SPEED, ALX_MAC_CTRL_SPEED_1000);
phy |= ALX_PHY_CTRL_DSPRST_OUT;
err = alx_write_phy_ext(hw, ALX_MIIEXT_ANEG,
ALX_MIIEXT_S3DIG10, ALX_MIIEXT_S3DIG10_SL);
config_reg:
if (!err) {
alx_enable_osc(hw);
hw->rx_ctrl = mac;
ALX_MEM_W32(hw, ALX_MASTER, master);
ALX_MEM_W32(hw, ALX_MAC_CTRL, mac);
ALX_MEM_W32(hw, ALX_PHY_CTRL, phy);
/* set val of PDLL D3PLLOFF */
ALX_MEM_R32(hw, ALX_PDLL_TRNS1, &val);
val |= ALX_PDLL_TRNS1_D3PLLOFF_EN;
ALX_MEM_W32(hw, ALX_PDLL_TRNS1, val);
}
return err;
}
/* wait mdio module to be idle */
bool __alx_wait_mdio_idle(struct alx_hw *hw)
{
u32 val;
int i;
for (i = 0; i < ALX_MDIO_MAX_AC_TO; i++) {
ALX_MEM_R32(hw, ALX_MDIO, &val);
if (!(val & ALX_MDIO_BUSY))
break;
udelay(10);
}
return i != ALX_MDIO_MAX_AC_TO;
}
void __alx_stop_phy_polling(struct alx_hw *hw)
{
if (!hw->is_fpga)
return;
ALX_MEM_W32(hw, ALX_MDIO, 0);
__alx_wait_mdio_idle(hw);
}
void __alx_start_phy_polling(struct alx_hw *hw, u16 clk_sel)
{
u32 val;
if (!hw->is_fpga)
return;
val = ALX_MDIO_SPRES_PRMBL |
FIELDX(ALX_MDIO_CLK_SEL, clk_sel) |
FIELDX(ALX_MDIO_REG, 1) |
ALX_MDIO_START |
ALX_MDIO_OP_READ;
ALX_MEM_W32(hw, ALX_MDIO, val);
__alx_wait_mdio_idle(hw);
val |= ALX_MDIO_AUTO_POLLING;
val &= ~ALX_MDIO_START;
ALX_MEM_W32(hw, ALX_MDIO, val);
udelay(30);
}
/* __alx_read_phy_core
* core function to read register in PHY via MDIO interface
* ext: extension register (see IEEE 802.3)
* dev: device address (see IEEE 802.3 DEVAD, PRTAD is fixed to 0)
* reg: register to read
*/
int __alx_read_phy_core(struct alx_hw *hw, bool ext, u8 dev,
u16 reg, u16 *phy_data)
{
u32 val, clk_sel;
int err;
__alx_stop_phy_polling(hw);
*phy_data = 0;
/* use slow clock when it's in hibernation status */
clk_sel = !hw->link_up ?
ALX_MDIO_CLK_SEL_25MD128 : ALX_MDIO_CLK_SEL_25MD4;
if (ext) {
val = FIELDX(ALX_MDIO_EXTN_DEVAD, dev) |
FIELDX(ALX_MDIO_EXTN_REG, reg);
ALX_MEM_W32(hw, ALX_MDIO_EXTN, val);
val = ALX_MDIO_SPRES_PRMBL |
FIELDX(ALX_MDIO_CLK_SEL, clk_sel) |
ALX_MDIO_START |
ALX_MDIO_MODE_EXT |
ALX_MDIO_OP_READ;
} else {
val = ALX_MDIO_SPRES_PRMBL |
FIELDX(ALX_MDIO_CLK_SEL, clk_sel) |
FIELDX(ALX_MDIO_REG, reg) |
ALX_MDIO_START |
ALX_MDIO_OP_READ;
}
ALX_MEM_W32(hw, ALX_MDIO, val);
if (unlikely(!__alx_wait_mdio_idle(hw)))
err = ALX_ERR_MIIBUSY;
else {
ALX_MEM_R32(hw, ALX_MDIO, &val);
*phy_data = (u16)FIELD_GETX(val, ALX_MDIO_DATA);
err = 0;
}
__alx_start_phy_polling(hw, clk_sel);
return err;
}
/* __alx_write_phy_core
* core function to write to register in PHY via MDIO interface
* ext: extension register (see IEEE 802.3)
* dev: device address (see IEEE 802.3 DEVAD, PRTAD is fixed to 0)
* reg: register to write
*/
int __alx_write_phy_core(struct alx_hw *hw, bool ext, u8 dev,
u16 reg, u16 phy_data)
{
u32 val, clk_sel;
int err = 0;
__alx_stop_phy_polling(hw);
/* use slow clock when it's in hibernation status */
clk_sel = !hw->link_up ?
ALX_MDIO_CLK_SEL_25MD128 : ALX_MDIO_CLK_SEL_25MD4;
if (ext) {
val = FIELDX(ALX_MDIO_EXTN_DEVAD, dev) |
FIELDX(ALX_MDIO_EXTN_REG, reg);
ALX_MEM_W32(hw, ALX_MDIO_EXTN, val);
val = ALX_MDIO_SPRES_PRMBL |
FIELDX(ALX_MDIO_CLK_SEL, clk_sel) |
FIELDX(ALX_MDIO_DATA, phy_data) |
ALX_MDIO_START |
ALX_MDIO_MODE_EXT;
} else {
val = ALX_MDIO_SPRES_PRMBL |
FIELDX(ALX_MDIO_CLK_SEL, clk_sel) |
FIELDX(ALX_MDIO_REG, reg) |
FIELDX(ALX_MDIO_DATA, phy_data) |
ALX_MDIO_START;
}
ALX_MEM_W32(hw, ALX_MDIO, val);
if (unlikely(!__alx_wait_mdio_idle(hw)))
err = ALX_ERR_MIIBUSY;
__alx_start_phy_polling(hw, clk_sel);
return err;
}
/* read from PHY normal register */
int __alx_read_phy_reg(struct alx_hw *hw, u16 reg, u16 *phy_data)
{
return __alx_read_phy_core(hw, false, 0, reg, phy_data);
}
/* write to PHY normal register */
int __alx_write_phy_reg(struct alx_hw *hw, u16 reg, u16 phy_data)
{
return __alx_write_phy_core(hw, false, 0, reg, phy_data);
}
/* read from PHY extension register */
int __alx_read_phy_ext(struct alx_hw *hw, u8 dev, u16 reg, u16 *pdata)
{
return __alx_read_phy_core(hw, true, dev, reg, pdata);
}
/* write to PHY extension register */
int __alx_write_phy_ext(struct alx_hw *hw, u8 dev, u16 reg, u16 data)
{
return __alx_write_phy_core(hw, true, dev, reg, data);