-
Notifications
You must be signed in to change notification settings - Fork 5
Open
Description
If both SAT DMA and VRAM DMA are pending, they will execute one after the other automatically whenever vblank is entered. There is an issue when the CPU does a VRAM write during SAT DMA as the CPU write is executed upon SAT DMA completion and then proceeds to VRAM DMA. The correct behaviour is that CPU write occurs after the VRAM DMA.
I have attached a small PCE demo that shows a sprite glitch on real hardware but not in Mednafen. I can only assume that this program was only ever tested on Mednafen or another emulator making the same assumption.
pce_test_sprite_glitch.zip
Metadata
Metadata
Assignees
Labels
No labels