Skip to content

Commit 1198e68

Browse files
committed
add news
1 parent 9710d7a commit 1198e68

File tree

5 files changed

+56
-0
lines changed

5 files changed

+56
-0
lines changed

content/en/news/120.md

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,11 @@
1+
+++
2+
title = 'XuanTie RISC-V Institute Launches New Courses with PLCT Lab'
3+
date = 2025-08-22
4+
5+
+++
6+
7+
RISC-V is a next-generation open-source instruction set architecture (ISA) that is revolutionizing the global chip industry. With its streamlined design, modularity, and high scalability, RISC-V offers developers unprecedented flexibility and has become a foundational pillar of future computing. As a champion of open standards, XuanTie has been deeply involved in RISC-V innovation, collaborating with universities, enterprises, and the open-source community to advance the ecosystem. Over the years, the XuanTie RISC-V Institute has empowered developers through a series of courses that provide a comprehensive understanding of RISC-V trends, real-world applications, and the full spectrum of knowledge from theory to practice.
8+
9+
Now, in partnership with the PLCT Lab, XuanTie proudly presents a new course series built on their joint research achievements in the RISC-V domain. The curriculum features three intermediate-level courses and two advanced modules, taught by a team of over ten PLCT star developers, seasoned engineers, and XuanTie technical experts. These instructors bring hands-on experience in RISC-V software ecosystems, compiler development, and toolchain optimization, and have contributed to several key RISC-V technologies.
10+
11+
[Read the full article](https://mp.weixin.qq.com/s/1K17gWu_TZFfzkxgZGxL-Q)

content/ja/news/120.md

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,11 @@
1+
+++
2+
title = 'XuanTie RISC-V Institute Launches New Courses with PLCT Lab'
3+
date = 2025-08-22
4+
5+
+++
6+
7+
RISC-V is a next-generation open-source instruction set architecture (ISA) that is revolutionizing the global chip industry. With its streamlined design, modularity, and high scalability, RISC-V offers developers unprecedented flexibility and has become a foundational pillar of future computing. As a champion of open standards, XuanTie has been deeply involved in RISC-V innovation, collaborating with universities, enterprises, and the open-source community to advance the ecosystem. Over the years, the XuanTie RISC-V Institute has empowered developers through a series of courses that provide a comprehensive understanding of RISC-V trends, real-world applications, and the full spectrum of knowledge from theory to practice.
8+
9+
Now, in partnership with the PLCT Lab, XuanTie proudly presents a new course series built on their joint research achievements in the RISC-V domain. The curriculum features three intermediate-level courses and two advanced modules, taught by a team of over ten PLCT star developers, seasoned engineers, and XuanTie technical experts. These instructors bring hands-on experience in RISC-V software ecosystems, compiler development, and toolchain optimization, and have contributed to several key RISC-V technologies.
10+
11+
[Read the full article](https://mp.weixin.qq.com/s/1K17gWu_TZFfzkxgZGxL-Q)

content/ko/news/120.md

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,11 @@
1+
+++
2+
title = 'XuanTie RISC-V Institute Launches New Courses with PLCT Lab'
3+
date = 2025-08-22
4+
5+
+++
6+
7+
RISC-V is a next-generation open-source instruction set architecture (ISA) that is revolutionizing the global chip industry. With its streamlined design, modularity, and high scalability, RISC-V offers developers unprecedented flexibility and has become a foundational pillar of future computing. As a champion of open standards, XuanTie has been deeply involved in RISC-V innovation, collaborating with universities, enterprises, and the open-source community to advance the ecosystem. Over the years, the XuanTie RISC-V Institute has empowered developers through a series of courses that provide a comprehensive understanding of RISC-V trends, real-world applications, and the full spectrum of knowledge from theory to practice.
8+
9+
Now, in partnership with the PLCT Lab, XuanTie proudly presents a new course series built on their joint research achievements in the RISC-V domain. The curriculum features three intermediate-level courses and two advanced modules, taught by a team of over ten PLCT star developers, seasoned engineers, and XuanTie technical experts. These instructors bring hands-on experience in RISC-V software ecosystems, compiler development, and toolchain optimization, and have contributed to several key RISC-V technologies.
10+
11+
[Read the full article](https://mp.weixin.qq.com/s/1K17gWu_TZFfzkxgZGxL-Q)

content/ru/news/120.md

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,11 @@
1+
+++
2+
title = 'XuanTie RISC-V Institute Launches New Courses with PLCT Lab'
3+
date = 2025-08-22
4+
5+
+++
6+
7+
RISC-V is a next-generation open-source instruction set architecture (ISA) that is revolutionizing the global chip industry. With its streamlined design, modularity, and high scalability, RISC-V offers developers unprecedented flexibility and has become a foundational pillar of future computing. As a champion of open standards, XuanTie has been deeply involved in RISC-V innovation, collaborating with universities, enterprises, and the open-source community to advance the ecosystem. Over the years, the XuanTie RISC-V Institute has empowered developers through a series of courses that provide a comprehensive understanding of RISC-V trends, real-world applications, and the full spectrum of knowledge from theory to practice.
8+
9+
Now, in partnership with the PLCT Lab, XuanTie proudly presents a new course series built on their joint research achievements in the RISC-V domain. The curriculum features three intermediate-level courses and two advanced modules, taught by a team of over ten PLCT star developers, seasoned engineers, and XuanTie technical experts. These instructors bring hands-on experience in RISC-V software ecosystems, compiler development, and toolchain optimization, and have contributed to several key RISC-V technologies.
10+
11+
[Read the full article](https://mp.weixin.qq.com/s/1K17gWu_TZFfzkxgZGxL-Q)

content/zh/news/120.md

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
+++
2+
title = '学以致用 虚位以待|玄铁RV学院课程正式上线,玄铁与PLCT实验室邀您创“芯”未来'
3+
date = 2025-08-22
4+
5+
+++
6+
7+
RISC-V 是一种新一代开源指令集架构(ISA),以其简洁高效、模块化设计和高度可扩展性的优势,正在全球芯片领域掀起革新浪潮。作为开放标准,RISC-V 为开发者提供了灵活创新的空间,成为未来计算技术的重要基石。玄铁长期专注于 RISC-V 架构创新与前沿技术探索,并与高校、企业及开源社区深度合作,共同推动 RISC-V 生态发展。过去几年,玄铁 RISC-V 学院通过系列课程,帮助开发者系统了解 RISC-V 技术趋势,探索其在各行业的应用场景,掌握从理论到实践的完整知识体系。
8+
9+
玄铁携手 PLCT 实验室,基于双方在 RISC-V 领域的联合研究成果,重磅推出系列课程:包含三大中级课程与两大高阶进阶课程。课程由十余名 PLCT 明星开发者、专业工程师及玄铁技术专家联合授课,讲师团队在 RISC-V 软件生态、编译器开发、工具链优化等领域拥有丰富的实战经验,并在 RISC-V 多项重要技术中作出贡献。
10+
11+
[阅读全文](https://mp.weixin.qq.com/s/1K17gWu_TZFfzkxgZGxL-Q)
12+

0 commit comments

Comments
 (0)