-
Notifications
You must be signed in to change notification settings - Fork 177
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Add support for the Zvkg extension #241
Open
charmitro
wants to merge
9
commits into
riscv:vector-dev
Choose a base branch
from
charmitro:cmitrodimas/zvkg
base: vector-dev
Could not load branches
Branch not found: {{ refName }}
Loading
Could not load tags
Nothing to show
Loading
Are you sure you want to change the base?
Some commits from the old base branch may be removed from the timeline,
and old review comments may become outdated.
Open
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
…iscv#191) * V extension general framework and configuration setting instructions * Update model/riscv_insts_vext_utils.sail fix a typo Co-authored-by: Nicolas Brunie <[email protected]> Signed-off-by: BrighterW <[email protected]> * Update model/riscv_insts_vext_vset.sail * Revisions after Nov 22 meeting * Update effect matching for functions in riscv_vlen.sail * Fix code formatting issues * Update model/riscv_insts_vext_utils.sail Co-authored-by: Jessica Clarke <[email protected]> Signed-off-by: Xinlai Wan <[email protected]> * Fix coding style issues * Update vset instructions Signed-off-by: BrighterW <[email protected]> Signed-off-by: Xinlai Wan <[email protected]> Co-authored-by: Nicolas Brunie <[email protected]> Co-authored-by: Jessica Clarke <[email protected]>
* Add vector load / store instructions * Modify the implementation of SEW, LMUL, VLEN and avoid real numbers in the code * Update vstart setting in vector load / store instructions * Remove unnecessary assert statements in vector instructions * Fix bugs in vleff instructions and revise coding styles * Add guards for vector encdec clauses, Avoid redundant memory access after vector load/store failure
* Add vector arithmetic & mask instructions * Update vector EEW and EMUL checking function * Add vector instruction illegal check functions * Adjust code formatting for vector instruction illegal check functions Merge approved by team at tech-golden-model meeting on 2023-03-14.
charmitro
force-pushed
the
cmitrodimas/zvkg
branch
from
April 18, 2023 13:43
6a03d44
to
754fa04
Compare
Updated the PR:
This update is adjusting the implementation to match the Spike implenentation and as a follow-up, ACT Signatures matching. |
* Add vector floating-point instructions * Update vector floating-point conversion instructions * Update copyright headers for vector extension code --------- Co-authored-by: xwan <[email protected]>
charmitro
force-pushed
the
cmitrodimas/zvkg
branch
from
May 4, 2023 13:42
754fa04
to
99a80a9
Compare
Rebased from |
charmitro
force-pushed
the
cmitrodimas/zvkg
branch
from
May 14, 2023 21:26
99a80a9
to
e48fc09
Compare
* Add vector mask and reduction instructions * Fix register overlap check in vector mask instructions --------- Co-authored-by: xwan <[email protected]>
charmitro
force-pushed
the
cmitrodimas/zvkg
branch
from
July 11, 2023 07:24
f0071c1
to
75a0ba0
Compare
VGHSH.VV: Add-Multiply over GHASH Galois-Field This instruction treats all inputs and outputs as 128-bit polynomials and performs operations over GF[2]. The next partial hash(Y[i+1]) is produced by adding the current partial hash(Y[i]) to the cipher text block and then multiplying this sum by the Hash Subkey(H). Since the bits in the bytes are reversed, this instruction internally performs a bit swap within bytes to put the bits in the standard ordering. VGMUL.VV: Vector Multiply over GHASH Galois-Field Same as vghsh.vv, this instruction treats all inputs and outputs as 128-bit polynomials and performs operations over GF[2]. The multiplication is a caryless multiply of two 128-bit polynomials modulo GHASH's irreducible polynomial. Since the bits in the bytes are reversed, this instruction internally performs a bit swap within bytes to put the bits in the standard ordering. Signed-off-by: Charalampos Mitrodimas <[email protected]>
Signed-off-by: Charalampos Mitrodimas <[email protected]>
charmitro
force-pushed
the
cmitrodimas/zvkg
branch
from
July 11, 2023 07:30
75a0ba0
to
220da54
Compare
billmcspadden-riscv
force-pushed
the
vector-dev
branch
from
October 17, 2023 19:12
e23be60
to
118ad66
Compare
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Implements the Zvkg (Vector GCM/GMAC) extension, as of version Draft: 20230303
The following instructions are included:
All instructions were tested with VLEN & ELEN being manually adjusted; results were compared with QEMU results of each instruction.
Current revision is rebased with the latest changes of
vector-dev
branch.