Open
Description
Consider how to handle race conditions between SW writes to sambcs.TF/BMI and HW updates of the same bits, when multiple/nested interrupts are raised.
Metadata
Metadata
Assignees
Labels
No labels
{{ message }}
No one assigned
No labels
No type
No projects
No milestone
None yet
No branches or pull requests