@@ -77,6 +77,8 @@ def generate_registers_riscv_plic0_priority(intr, addr):
77
77
<name>priority_""" + intr + """</name>
78
78
<description>PRIORITY Register for interrupt id """ + intr + """</description>
79
79
<addressOffset>""" + addr + """</addressOffset>
80
+ <size>32</size>
81
+ <resetValue>0</resetValue>
80
82
</register>
81
83
"""
82
84
@@ -88,6 +90,8 @@ def generate_registers_riscv_plic0_pending(inta, inth, intl, addr):
88
90
<name>pending_""" + inta + """</name>
89
91
<description>PENDING Register for interrupt ids """ + temp + """</description>
90
92
<addressOffset>""" + addr + """</addressOffset>
93
+ <size>32</size>
94
+ <resetValue>0</resetValue>
91
95
</register>
92
96
"""
93
97
@@ -99,6 +103,7 @@ def generate_registers_riscv_plic0_enable(inta, inth, intl, hart, addr):
99
103
<name>enable_""" + inta + """_""" + hart + """</name>
100
104
<description>ENABLE Register for interrupt ids """ + temp + """</description>
101
105
<addressOffset>""" + addr + """</addressOffset>
106
+ <resetValue>0</resetValue>
102
107
</register>
103
108
"""
104
109
@@ -109,6 +114,8 @@ def generate_registers_riscv_plic0_threshold(hart, addr):
109
114
<name>threshold_""" + hart + """</name>
110
115
<description>PRIORITY THRESHOLD Register for hart """ + hart + """</description>
111
116
<addressOffset>""" + addr + """</addressOffset>
117
+ <size>32</size>
118
+ <resetValue>0</resetValue>
112
119
</register>
113
120
"""
114
121
@@ -119,5 +126,7 @@ def generate_registers_riscv_plic0_claimplete(hart, addr):
119
126
<name>claimplete_""" + hart + """</name>
120
127
<description>CLAIM and COMPLETE Register for hart """ + hart + """</description>
121
128
<addressOffset>""" + addr + """</addressOffset>
129
+ <size>32</size>
130
+ <resetValue>0</resetValue>
122
131
</register>
123
132
"""
0 commit comments