NoC graph for AXI4 test case

[dennis-yosi]

Hi,

I used default AXI4TestConfig00 test case to generate NoC.

The generated verilog looks fine (1 input / 1 output AXI4 port)

But the graph generated by vis.py looks like that:

Is the graph correct ?