Skip to content

help in understanding and build this SDR to bitstream in FPGA #2

New issue
New issue
Open
Open
help in understanding and build this SDR to bitstream in FPGA#2
@jeykaliraj

Description

@jeykaliraj
jeykaliraj
opened on Sep 5, 2023

Can someone please help in understanding of the codebase and build this SDR to bitstream in FPGA

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions