Skip to content

Commit d74316e

Browse files
committed
Drop CA_(target)_ENABLED CMake options.
The CA_(target)_ENABLED options were provided because we simultaneously wanted to enable all available Mux targets by default, and disable the RISC-V Mux target by default. This is confusing when CA_RISCV_ENABLED and CA_MUX_TARGETS_TO_ENABLE are mismatched: it causes the RISC-V Mux target to be disabled when either variable disables it, even when the other variable suggests that it should be enabled. Drop CA_(target)_ENABLED and rely entirely on CA_MUX_TARGETS_TO_ENABLE instead. For consistency, make the same change to CA_MUX_COMPILERS_TO_ENABLE. For CA_MUX_TARGETS_TO_ENABLE, change the default to "host". For CA_MUX_COMPILERS_TO_ENABLE, change the default to match CA_MUX_TARGETS_TO_ENABLE. Update the documentation and continuous integration to set them where we do not want host and were not already setting them.
1 parent 0b6a226 commit d74316e

File tree

19 files changed

+12
-43
lines changed

19 files changed

+12
-43
lines changed

.github/actions/do_build_ock/action.yml

Lines changed: 3 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -11,8 +11,8 @@ inputs:
1111
description: 'mux targets to enable e.g. riscv, host (default host)'
1212
default: "host"
1313
mux_compilers_enable:
14-
description: 'mux compiler target to enable e.g. riscv, host (no default)'
15-
default: ""
14+
description: 'mux compiler target to enable e.g. riscv, host (default host)'
15+
default: "host"
1616
usm:
1717
description: 'Enable usm (default ON)'
1818
default: ON
@@ -55,9 +55,6 @@ inputs:
5555
hal_refsi_thread_mode:
5656
description: 'HAL Refsi Thread Mode e.g. WI or WG, default ""'
5757
default: ""
58-
riscv_enabled:
59-
description: "Enable riscv target (default OFF)"
60-
default: OFF
6158
build_dir:
6259
description: "Directory to be used for building"
6360
default: build
@@ -148,13 +145,12 @@ runs:
148145
-DOCL_EXTENSION_cl_intel_unified_shared_memory=${{ inputs.usm }}
149146
-DOCL_EXTENSION_cl_khr_command_buffer=${{ inputs.command_buffer }}
150147
-DOCL_EXTENSION_cl_khr_command_buffer_mutable_dispatch=${{ inputs.command_buffer }}
151-
-DCA_MUX_COMPILERS_TO_ENABLE=${{ inputs.mux_compilers_enable}}
148+
-DCA_MUX_COMPILERS_TO_ENABLE=${{ inputs.mux_compilers_enable }}
152149
-DCA_EXTERNAL_MUX_COMPILER_DIRS=${{ inputs.external_compiler_dirs }}
153150
-DCA_CL_ENABLE_ICD_LOADER=ON
154151
-DHAL_DESCRIPTION=${{ inputs.hal_description }}
155152
-DHAL_REFSI_SOC=${{ inputs.hal_refsi_soc }}
156153
-DHAL_REFSI_THREAD_MODE=${{ inputs.hal_refsi_thread_mode }}
157-
-DCA_RISCV_ENABLED=${{ inputs.riscv_enabled }}
158154
-DCA_CL_ENABLE_RVV_SCALABLE_VECZ_CHECK=${{ inputs.enable_rvv_scalable_vecz_check }}
159155
-DCA_CL_ENABLE_RVV_SCALABLE_VP_VECZ_CHECK=${{ inputs.enable_rvv_scalable_vp_vecz_check }}
160156
-DCA_CL_ENABLE_UNITCL_EXPENSIVE_CHECK=${{ inputs.enable_unitcl_expensive }}

.github/actions/do_build_ock/do_build_m1/action.yml

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -20,7 +20,6 @@ runs:
2020
mux_targets_enable: riscv
2121
mux_compilers_enable: refsi_m1
2222
external_compiler_dirs: "${{ github.workspace }}/examples/refsi/refsi_m1/compiler/refsi_m1"
23-
riscv_enabled: ON
2423
enable_rvv_scalable_vecz_check: ON
2524
enable_rvv_scalable_vp_vecz_check: ON
2625
extra_flags: ${{ inputs.extra_flags }}

.github/actions/do_build_pr/run_ubuntu_gcc_x86_64_cpu/action.yml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -25,6 +25,7 @@ runs:
2525
build_dir: $GITHUB_WORKSPACE/cpu_hal_ock/build
2626
install_dir: $GITHUB_WORKSPACE/cpu_hal_ock/install
2727
mux_targets_enable: cpu
28+
mux_compilers_enable: cpu
2829
use_linker: gold
2930
debug_support: ON
3031
command_buffer: OFF

.github/actions/do_build_pr/run_ubuntu_gcc_x86_64_refsi_g1_wi_cl3_0/action.yml

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -20,7 +20,6 @@ runs:
2020
mux_targets_enable: riscv
2121
external_compiler_dirs: ${{ github.workspace }}/examples/refsi/refsi_g1_wi/compiler/refsi_g1_wi
2222
mux_compilers_enable: refsi_g1_wi
23-
riscv_enabled: ON
2423
disable_unitcl_vecz_checks: ON
2524
enable_rvv_scalable_vecz_check: ON
2625
enable_rvv_scalable_vp_vecz_check: ON

.github/actions/do_build_pr/run_ubuntu_gcc_x86_64_refsi_tutorial/action.yml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -33,6 +33,7 @@ runs:
3333
with:
3434
build_targets: install
3535
mux_targets_enable: refsi_tutorial
36+
mux_compilers_enable: refsi_tutorial
3637
debug_support: ON
3738
offline_kernel_tests: OFF
3839
source_dir: $GITHUB_WORKSPACE/refsi_tutorial

.github/actions/do_build_pr/run_ubuntu_gcc_x86_64_riscv_cl3_0/action.yml

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -26,7 +26,6 @@ runs:
2626
build_targets: ${{ inputs.cache_seed == 'true' && 'UnitCL clc' || inputs.build_targets }}
2727
mux_targets_enable: riscv
2828
mux_compilers_enable: refsi_m1
29-
riscv_enabled: ON
3029
disable_unitcl_vecz_checks: ${{ inputs.disable_unitcl_vecz_checks }}
3130
enable_rvv_scalable_vecz_check: ON
3231
enable_rvv_scalable_vp_vecz_check: ON

.github/actions/do_build_pr/run_ubuntu_gcc_x86_64_riscv_fp16_cl3_0/action.yml

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -20,7 +20,6 @@ runs:
2020
build_targets: ${{ inputs.cache_seed == 'true' && 'UnitCL clc' || 'check-ock' }}
2121
mux_targets_enable: riscv
2222
mux_compilers_enable: riscv
23-
riscv_enabled: ON
2423
disable_unitcl_vecz_checks: ON
2524
enable_rvv_scalable_vecz_check: ON
2625
enable_rvv_scalable_vp_vecz_check: ON

.github/actions/do_build_pr/run_ubuntu_gcc_x86_64_riscv_fp16_cl3_0_unitcl_vecz/action.yml

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -20,7 +20,6 @@ runs:
2020
build_targets: ${{ inputs.cache_seed == 'true' && 'clc UnitCL' || 'check-ock-UnitCL-group-vecz' }}
2121
mux_targets_enable: riscv
2222
mux_compilers_enable: riscv
23-
riscv_enabled: ON
2423
enable_rvv_scalable_vecz_check: ON
2524
enable_rvv_scalable_vp_vecz_check: ON
2625
hal_description: RV64GCV_Zfh

CHANGELOG.md

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,6 +17,10 @@ Upgrade guidance:
1717
as the API.
1818
* The mux spec has been bumped:
1919
* 0.81.0: the muxResetFence and muxResetSemaphore functions have been removed.
20+
* Mux now enables only the "host" compiler and target by default. Non-host
21+
builds will need to specify the compiler and target explicitly. The
22+
`CA_(target)_ENABLED` variables which served as extra gates for various
23+
targets no longer have any effect.
2024

2125
## Version 4.0.0
2226

CMakeLists.txt

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -110,11 +110,11 @@ endif()
110110
ca_option(CA_ENABLE_DOCUMENTATION BOOL
111111
"Enable documentation generation" ON)
112112
ca_option(CA_MUX_TARGETS_TO_ENABLE STRING
113-
"Semi-colon separated list of ComputeMux targets to enable, empty enables all" "")
113+
"Semi-colon separated list of ComputeMux targets to enable, empty enables all" "host")
114114
ca_option(CA_EXTERNAL_MUX_TARGET_DIRS STRING
115115
"Semi-colon separated list of external ComputeMux target source directories" "")
116116
ca_option(CA_MUX_COMPILERS_TO_ENABLE STRING
117-
"Semi-colon separated list of ComputeMux compilers to enable, empty enables all" "")
117+
"Semi-colon separated list of ComputeMux compilers to enable, empty enables all" "${CA_MUX_TARGETS_TO_ENABLE}")
118118
ca_option(CA_EXTERNAL_MUX_COMPILER_DIRS STRING
119119
"Semi-colon separated list of external ComputeMux compiler source directories" "")
120120
ca_immutable_option(CA_RUNTIME_COMPILER_ENABLED BOOL

0 commit comments

Comments
 (0)