Skip to content

Commit b93e835

Browse files
committed
fixed lit
1 parent 6ee5e18 commit b93e835

File tree

1 file changed

+20
-20
lines changed

1 file changed

+20
-20
lines changed

llvm/test/CodeGen/SPIRV/extensions/SPV_INTEL_2d_block_io/2d_block_io_generic.ll

+20-20
Original file line numberDiff line numberDiff line change
@@ -9,26 +9,26 @@
99
; CHECK: OpCapability Subgroup2DBlockTransposeINTEL
1010
; CHECK: OpExtension "SPV_INTEL_2d_block_io"
1111

12-
; CHECK-DAG: TypeInt [[#Int8Ty:]] 8 0
13-
; CHECK-DAG: TypeInt [[#Int32Ty:]] 32 0
14-
; CHECK-DAG: Constant [[#Int32Ty]] [[#Const42:]] 42
15-
; CHECK-DAG: TypeVoid [[#VoidTy:]]
16-
; CHECK-DAG: TypePointer [[#GlbPtrTy:]] 5 [[#Int8Ty]]
17-
; CHECK-DAG: TypeVector [[#VectorTy:]] [[#Int32Ty]] 2
18-
; CHECK-DAG: TypePointer [[#PrvPtrTy:]] 7 [[#Int8Ty]]
19-
; CHECK: FunctionParameter [[#GlbPtrTy]] [[#BaseSrc:]]
20-
; CHECK: FunctionParameter [[#GlbPtrTy]] [[#BaseDst:]]
21-
; CHECK: FunctionParameter [[#Int32Ty]] [[#Width:]]
22-
; CHECK: FunctionParameter [[#Int32Ty]] [[#Height:]]
23-
; CHECK: FunctionParameter [[#Int32Ty]] [[#Pitch:]]
24-
; CHECK: FunctionParameter [[#VectorTy]] [[#Coord:]]
25-
; CHECK: FunctionParameter [[#PrvPtrTy]] [[#Dst:]]
26-
; CHECK: FunctionParameter [[#PrvPtrTy]] [[#Src:]]
27-
; CHECK: Subgroup2DBlockLoadINTEL [[#Const42]] [[#Const42]] [[#Const42]] [[#Const42]] [[#BaseSrc]] [[#Width]] [[#Height]] [[#Pitch]] [[#Coord]] [[#Dst]]
28-
; CHECK: Subgroup2DBlockLoadTransformINTEL [[#Const42]] [[#Const42]] [[#Const42]] [[#Const42]] [[#BaseSrc]] [[#Width]] [[#Height]] [[#Pitch]] [[#Coord]] [[#Dst]]
29-
; CHECK: Subgroup2DBlockLoadTransposeINTEL [[#Const42]] [[#Const42]] [[#Const42]] [[#Const42]] [[#BaseSrc]] [[#Width]] [[#Height]] [[#Pitch]] [[#Coord]] [[#Dst]]
30-
; CHECK: Subgroup2DBlockPrefetchINTEL [[#Const42]] [[#Const42]] [[#Const42]] [[#Const42]] [[#BaseSrc]] [[#Width]] [[#Height]] [[#Pitch]] [[#Coord]]
31-
; CHECK: Subgroup2DBlockStoreINTEL [[#Const42]] [[#Const42]] [[#Const42]] [[#Const42]] [[#Src]] [[#BaseDst]] [[#Width]] [[#Height]] [[#Pitch]] [[#Coord]]
12+
; CHECK-DAG: %[[Int8Ty:[0-9]+]] = OpTypeInt 8 0
13+
; CHECK-DAG: %[[Int32Ty:[0-9]+]] = OpTypeInt 32 0
14+
; CHECK-DAG: %[[Const42:[0-9]+]] = OpConstant %[[Int32Ty]] 42
15+
; CHECK-DAG: %[[VoidTy:[0-9]+]] = OpTypeVoid
16+
; CHECK-DAG: %[[GlbPtrTy:[0-9]+]] = OpTypePointer CrossWorkgroup %[[Int8Ty]]
17+
; CHECK-DAG: %[[VectorTy:[0-9]+]] = OpTypeVector %[[Int32Ty]] 2
18+
; CHECK-DAG: %[[PrvPtrTy:[0-9]+]] = OpTypePointer Function %[[Int8Ty]]
19+
; CHECK: %[[BaseSrc:[0-9]+]] = OpFunctionParameter %[[GlbPtrTy]]
20+
; CHECK: %[[BaseDst:[0-9]+]] = OpFunctionParameter %[[GlbPtrTy]]
21+
; CHECK: %[[Width:[0-9]+]] = OpFunctionParameter %[[Int32Ty]]
22+
; CHECK: %[[Height:[0-9]+]] = OpFunctionParameter %[[Int32Ty]]
23+
; CHECK: %[[Pitch:[0-9]+]] = OpFunctionParameter %[[Int32Ty]]
24+
; CHECK: %[[Coord:[0-9]+]] = OpFunctionParameter %[[VectorTy]]
25+
; CHECK: %[[Dst:[0-9]+]] = OpFunctionParameter %[[PrvPtrTy]]
26+
; CHECK: %[[Src:[0-9]+]] = OpFunctionParameter %[[PrvPtrTy]]
27+
; CHECK: OpSubgroup2DBlockLoadINTEL %[[Const42]] %[[Const42]] %[[Const42]] %[[Const42]] %[[BaseSrc]] %[[Width]] %[[Height]] %[[Pitch]] %[[Coord]] %[[Dst]]
28+
; CHECK: OpSubgroup2DBlockLoadTransformINTEL %[[Const42]] %[[Const42]] %[[Const42]] %[[Const42]] %[[BaseSrc]] %[[Width]] %[[Height]] %[[Pitch]] %[[Coord]] %[[Dst]]
29+
; CHECK: OpSubgroup2DBlockLoadTransposeINTEL %[[Const42]] %[[Const42]] %[[Const42]] %[[Const42]] %[[BaseSrc]] %[[Width]] %[[Height]] %[[Pitch]] %[[Coord]] %[[Dst]]
30+
; CHECK: OpSubgroup2DBlockPrefetchINTEL %[[Const42]] %[[Const42]] %[[Const42]] %[[Const42]] %[[BaseSrc]] %[[Width]] %[[Height]] %[[Pitch]] %[[Coord]]
31+
; CHECK: OpSubgroup2DBlockStoreINTEL %[[Const42]] %[[Const42]] %[[Const42]] %[[Const42]] %[[Src]] %[[BaseDst]] %[[Width]] %[[Height]] %[[Pitch]] %[[Coord]]
3232

3333
define spir_func void @foo(ptr addrspace(1) %base_address, ptr addrspace(1) %dst_base_pointer, i32 %width, i32 %height, i32 %pitch, <2 x i32> %coord, ptr %dst_pointer, ptr %src_pointer) {
3434
entry:

0 commit comments

Comments
 (0)