Video demonstrations for most of my projects can be watched at my YouTube channel: ECE Upskill
Good morning to you
- Bulacan, Philippines
- https://www.linkedin.com/in/angelo-jacobo
Pinned Loading
-
FPGA_Book_Experiments
FPGA_Book_Experiments PublicMy completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
-
FPGA_RealTime_and_Static_Sobel_Edge_Detection
FPGA_RealTime_and_Static_Sobel_Edge_Detection PublicPipelined implementation of Sobel Edge Detection on OV7670 camera and on still images
-
FPGA_SDRAM_Controller
FPGA_SDRAM_Controller PublicSDRAM controller optimized to a memory bandwidth of 316MB/s
-
FPGA_OV7670_Camera_Interface
FPGA_OV7670_Camera_Interface PublicReal-time streaming of OV7670 camera via VGA with a 640x480 resolution at 30fps
-
ULX3S_FPGA_Camera_Streaming
ULX3S_FPGA_Camera_Streaming PublicVerilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board
182 contributions in the last year
Day of Week | March Mar | April Apr | May May | June Jun | July Jul | August Aug | September Sep | October Oct | November Nov | December Dec | January Jan | February Feb | March Mar | ||||||||||||||||||||||||||||||||||||||||
Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Saturday Sat |
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More
Contribution activity
March 2025
Created 24 commits in 1 repository
Opened 1 pull request in 1 repository
AngeloJacobo/UberDDR3
1
merged
-
Now tested working on OpenXC7 toolchain
This contribution was made on Mar 21