Skip to content

Conversation

@nwf
Copy link
Member

@nwf nwf commented Aug 10, 2022

We need to assert PAGE_SC_TRAP if either PTE_CW or PTE_CD are clear, as
otherise we can end up caching a TLB entry without SC_TRAP for a PTE
that's merely got PTE_CW without PTE_CD turned on.

This is similar to the existing logic around PTE_D, though this commit adds some
commentary clarifying the similarity. I assume the PTE_W/PTE_D test is phrased
the way it is for optimization.

We need to assert PAGE_SC_TRAP if either PTE_CW or PTE_CD are clear, as
otherise we can end up caching a TLB entry without SC_TRAP for a PTE
that's merely got PTE_CW without PTE_CD turned on.

This is similar to the existing logic around PTE_D, though this commit adds some
commentary clarifying the similarity.  I assume the PTE_W/PTE_D test is phrased
the way it is for optimization.
@nwf nwf requested review from LawrenceEsswood and jrtc27 August 10, 2022 01:43
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants