This repository contains the sources and the documentation for the final project in "Reti Logiche" of the 20/21 academic year in PoliMi. It uses also the testbanch generator.
The project consists in the development of a component in VHDL, generation of the tests and the writing of the relative documentation and report.
Most of the details on the project are explained in the report documentation