Popular repositories Loading
-
-
-
RTL_Workshop_Sky130
RTL_Workshop_Sky130 Public5 days workshop with RTL Design using Sky130 PDK. Practical training of verilog RTL design using yosys for different cases.
-
RTL_synthesis_using_sky130
RTL_synthesis_using_sky130 PublicForked from spdy1895/RTL_synthesis_using_sky130
Verilog
-
RISC-V_MYTH_Workshop
RISC-V_MYTH_Workshop PublicForked from stevehoover/RISC-V_MYTH_Workshop
Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for Me in Thirty Hours" Workshop
-
Phase-Locked-Loop-Design-using-SKY130nm-Technology
Phase-Locked-Loop-Design-using-SKY130nm-Technology PublicForked from MarichamyDivya/Phase-Locked-Loop-Design-using-SKY130nm-Technology
Workshop, 31 July 2021 and 1 August 2021
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.