Skip to content

Fix bug when mixed mode SMC yields zero forward or zero reverse passes #86

Fix bug when mixed mode SMC yields zero forward or zero reverse passes

Fix bug when mixed mode SMC yields zero forward or zero reverse passes #86

Triggered via pull request October 3, 2025 09:36
Status Failure
Total duration 45s
Artifacts

PreCommit.yml

on: pull_request
pre-commit
42s
pre-commit
Fit to window
Zoom out
Zoom in

Annotations

1 error and 1 warning
pre-commit
Process completed with exit code 1.
pre-commit
No file matched to [/home/runner/work/DifferentiationInterface.jl/DifferentiationInterface.jl/**/*requirements*.txt,/home/runner/work/DifferentiationInterface.jl/DifferentiationInterface.jl/**/*requirements*.in,/home/runner/work/DifferentiationInterface.jl/DifferentiationInterface.jl/**/*constraints*.txt,/home/runner/work/DifferentiationInterface.jl/DifferentiationInterface.jl/**/*constraints*.in,/home/runner/work/DifferentiationInterface.jl/DifferentiationInterface.jl/**/pyproject.toml,/home/runner/work/DifferentiationInterface.jl/DifferentiationInterface.jl/**/uv.lock,/home/runner/work/DifferentiationInterface.jl/DifferentiationInterface.jl/**/*.py.lock]. The cache will never get invalidated. Make sure you have checked out the target repository and configured the cache-dependency-glob input correctly.