Skip to content
View KevinLikesDringCoffe's full-sized avatar
  • The University of Hong Kong
  • China
  • 00:09 (UTC +08:00)

Highlights

  • Pro

Block or report KevinLikesDringCoffe

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. MIPS32-pipelined-processor MIPS32-pipelined-processor Public

    a MIPS32 pipelined processor impelmented by Verilog HDL

    Verilog 2

  2. FPGA-AES-encryptor FPGA-AES-encryptor Public

    AES processor impelmented by Verilog. This processor can run at the frequency of 100MHz and take 10 cycles to encrypt an 128-bit plain text.The processor uses several simple commands and state bits…

    Verilog 1

  3. Stencil-computation-on-FPGA Stencil-computation-on-FPGA Public

    A simple stencil computation implemented by HLS

    VHDL 1

  4. Start-to-build-a-RISC-V-superscalar-processor Start-to-build-a-RISC-V-superscalar-processor Public

    从零开始写一个基于RV32指令集的超标量处理器

  5. KevinLikesDringCoffe.github.io KevinLikesDringCoffe.github.io Public

    HTML

  6. FEA-on-FPGA FEA-on-FPGA Public

    Using FPGA parellel computing to accelerate the FEA

    1