Skip to content
View Leobelmont25's full-sized avatar

Block or report Leobelmont25

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. multiplexer-6-ways-of-variations multiplexer-6-ways-of-variations Public

    This repository contains a project developed in Quartus II to implement and simulate a digital multiplexer. The objective is to demonstrate the design, simulation and synthesis of digital circuits …

    VHDL

  2. Adder Adder Public

    Implementation of a VHDL adder to test a complete digital flow using open-source tools. The project is developed in a WSL (Windows Subsystem for Linux) environment and covers both high-level simula…

  3. Adder-IHP-SG13G2 Adder-IHP-SG13G2 Public

    Dockerfile

  4. ttsky-cordic-verilog-template ttsky-cordic-verilog-template Public template

    Forked from TinyTapeout/ttsky-verilog-template

    Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects

    Verilog