Skip to content

Issues: PyFPGA/openflow

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

6 Open 0 Closed
6 Open 0 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

YAML configuration file definition
#6 opened Mar 15, 2021 by rodrigomelo9
Add support for MachXO2 devices (when mature) enhancement New feature or request
#5 opened Feb 18, 2021 by rodrigomelo9
Add support for VTR + prj x-ray (when mature) enhancement New feature or request
#4 opened Feb 18, 2021 by rodrigomelo9
Add support for apicula enhancement New feature or request
#3 opened Feb 18, 2021 by rodrigomelo9
Add support for multiple constraints files enhancement New feature or request
#2 opened Feb 11, 2021 by rodrigomelo9
Try to implement mixed languages for synthesis (VHDL+Verilog) enhancement New feature or request
#1 opened Feb 11, 2021 by rodrigomelo9
1
ProTip! Type g i on any issue or pull request to go back to the issue listing page.