Skip to content

Commit 315a6d1

Browse files
committed
Fix failing test case after EDIFPortInst check
Signed-off-by: Chris Lavin <[email protected]>
1 parent 785fdf9 commit 315a6d1

File tree

1 file changed

+16
-2
lines changed

1 file changed

+16
-2
lines changed

src/com/xilinx/rapidwright/examples/PipelineGeneratorWithRouting.java

Lines changed: 16 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -337,8 +337,22 @@ public static PBlock createPipeline(Design d, Site startingPoint, int width, int
337337

338338
if (i == 0) prevSite = currSlice;
339339

340-
if (j == 0) inputNet.createPortInst(inputPort, (width - 1) - i);
341-
if (j == depth - 1) outputNet.createPortInst(outputPort, (width - 1) - i);
340+
if (j == 0) {
341+
if (inputPort.isBus()) {
342+
inputNet.createPortInst(inputPort, (width - 1) - i);
343+
} else {
344+
inputNet.createPortInst(inputPort);
345+
}
346+
347+
}
348+
if (j == depth - 1) {
349+
if (outputPort.isBus()) {
350+
outputNet.createPortInst(outputPort, (width - 1) - i);
351+
} else {
352+
outputNet.createPortInst(outputPort);
353+
}
354+
355+
}
342356

343357
clkNet.getLogicalNet().createPortInst("C", ffCell);
344358
rstNet.getLogicalNet().createPortInst("R", ffCell);

0 commit comments

Comments
 (0)