Skip to content

Conversation

@lecramdev
Copy link

For larger networks, the time of the blockdesign generation increases significantly, because Vivado reparses all verilog files for every added block/module.

The RTL code is packed as an additional step in code_generation_ipgen after generate_hdl. The PrepareIP transformation would take longer, therefore, it is now derived from NodeLocalTransformation to process all nodes in parallel.

Signed-off-by: Marcel Flottmann <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant