Skip to content

Commit e4ae87b

Browse files
Apply suggestions from code review
Co-authored-by: github-actions[bot] <41898282+github-actions[bot]@users.noreply.github.com>
1 parent 97dd9a8 commit e4ae87b

File tree

1 file changed

+42
-29
lines changed

1 file changed

+42
-29
lines changed

lib/Targets/AIETargetXAIEV2.cpp

Lines changed: 42 additions & 29 deletions
Original file line numberDiff line numberDiff line change
@@ -196,9 +196,9 @@ static mlir::LogicalResult generateDMAConfig(OpType memOp, raw_ostream &output,
196196
<< tileLocStr(col, row) << "));\n";
197197
if (hasAcq || hasRel) {
198198
output << "__mlir_aie_try(XAie_DmaSetLock("
199-
<< tileDMAInstRefStr(col, row, bdNum) << ", " << "XAie_LockInit("
200-
<< acqLockID << "," << acqValue << ")," << "XAie_LockInit("
201-
<< relLockID << "," << relValue << ")));\n";
199+
<< tileDMAInstRefStr(col, row, bdNum) << ", "
200+
<< "XAie_LockInit(" << acqLockID << "," << acqValue << "),"
201+
<< "XAie_LockInit(" << relLockID << "," << relValue << ")));\n";
202202
if (!hasAcq)
203203
output << tileDMAInstStr(col, row, bdNum)
204204
<< ".LockDesc.LockAcqEn = " << disable << ";\n";
@@ -212,11 +212,15 @@ static mlir::LogicalResult generateDMAConfig(OpType memOp, raw_ostream &output,
212212
output << "__mlir_aie_try(XAie_DmaSetAddrLen("
213213
<< tileDMAInstRefStr(col, row, bdNum) << ", /* addrA */ "
214214
<< "mlir_aie_external_get_addr_myBuffer_" << col << row << "_"
215-
<< bdNum << "(), " << " /* len */ " << lenA << "));\n";
215+
<< bdNum << "(), "
216+
<< " /* len */ " << lenA << "));\n";
216217
output << "__mlir_aie_try(XAie_DmaSetAxi("
217218
<< tileDMAInstRefStr(col, row, bdNum) << ", "
218-
<< "/* smid */ 0, " << "/* burstlen */ 4, " << "/* QoS */ 0, "
219-
<< "/* Cache */ 0, " << "/* Secure */ " << enable << "));\n";
219+
<< "/* smid */ 0, "
220+
<< "/* burstlen */ 4, "
221+
<< "/* QoS */ 0, "
222+
<< "/* Cache */ 0, "
223+
<< "/* Secure */ " << enable << "));\n";
220224
} else {
221225
if ((BaseAddrA + offsetA) % 4)
222226
return memOp.emitError("bd address must be 4B (32b) aligned");
@@ -240,9 +244,9 @@ static mlir::LogicalResult generateDMAConfig(OpType memOp, raw_ostream &output,
240244

241245
int nextBdNum = blockMap[nextBlock];
242246
output << "__mlir_aie_try(XAie_DmaSetNextBd("
243-
<< tileDMAInstRefStr(col, row, bdNum) << ", " << " /* nextbd */ "
244-
<< nextBdNum << ", " << " /* enableNextBd */ " << enableNextBd
245-
<< "));\n";
247+
<< tileDMAInstRefStr(col, row, bdNum) << ", "
248+
<< " /* nextbd */ " << nextBdNum << ", "
249+
<< " /* enableNextBd */ " << enableNextBd << "));\n";
246250
}
247251

248252
if (foundBdPacket) {
@@ -254,8 +258,8 @@ static mlir::LogicalResult generateDMAConfig(OpType memOp, raw_ostream &output,
254258
<< tileDMAInstRefStr(col, row, bdNum) << "));\n";
255259
output << "__mlir_aie_try(XAie_DmaWriteBd(" << deviceInstRef << ", "
256260
<< tileDMAInstRefStr(col, row, bdNum) << ", "
257-
<< tileLocStr(col, row) << ", " << " /* bd */ " << bdNum
258-
<< "));\n";
261+
<< tileLocStr(col, row) << ", "
262+
<< " /* bd */ " << bdNum << "));\n";
259263
}
260264
}
261265

@@ -271,8 +275,8 @@ static mlir::LogicalResult generateDMAConfig(OpType memOp, raw_ostream &output,
271275
<< "/* ChNum */" << chNum
272276
<< ", "
273277
// TODO hack until physical dialect changes
274-
<< "/* dmaDir */ DMA_" << dmaDir << ", " << "/* BdNum */"
275-
<< bdNum << "));\n";
278+
<< "/* dmaDir */ DMA_" << dmaDir << ", "
279+
<< "/* BdNum */" << bdNum << "));\n";
276280
} else {
277281
// in english repeat_count==0 means "do it once" and don't repeat but
278282
// libxaie treats repeat_count=1 as do it once.
@@ -282,12 +286,16 @@ static mlir::LogicalResult generateDMAConfig(OpType memOp, raw_ostream &output,
282286
<< "/* ChNum */" << chNum
283287
<< ", "
284288
// TODO hack until physical dialect changes
285-
<< "/* dmaDir */ DMA_" << dmaDir << ", " << "/* BdNum */"
286-
<< bdNum << ", " << "/* Repeat */ " << repeatCount << ", "
287-
<< "/* EnToken */ " << "XAIE_DISABLE" << "));\n";
289+
<< "/* dmaDir */ DMA_" << dmaDir << ", "
290+
<< "/* BdNum */" << bdNum << ", "
291+
<< "/* Repeat */ " << repeatCount << ", "
292+
<< "/* EnToken */ "
293+
<< "XAIE_DISABLE"
294+
<< "));\n";
288295
}
289296
output << "__mlir_aie_try(XAie_DmaChannelEnable(" << deviceInstRef << ", "
290-
<< tileLocStr(col, row) << ", " << "/* ChNum */ " << chNum
297+
<< tileLocStr(col, row) << ", "
298+
<< "/* ChNum */ " << chNum
291299
<< ", "
292300
// TODO hack until physical dialect changes
293301
<< "/* dmaDir */ DMA_" << dmaDir << "));\n";
@@ -396,8 +404,8 @@ mlir::LogicalResult xilinx::AIE::AIETranslateToXAIEV2(ModuleOp module,
396404
std::to_string(row) + ".elf";
397405
output << "{\n"
398406
<< "AieRC RC = XAie_LoadElf(" << deviceInstRef << ", "
399-
<< tileLocStr(col, row) << ", " << "(const char*)\"" << fileName
400-
<< "\",0);\n";
407+
<< tileLocStr(col, row) << ", "
408+
<< "(const char*)\"" << fileName << "\",0);\n";
401409
output << "if (RC != XAIE_OK)\n"
402410
<< " __mlir_aie_verbose(fprintf(stderr, \"Failed to load elf "
403411
"for Core[%d,%d], ret is %d\\n\", "
@@ -565,8 +573,8 @@ mlir::LogicalResult xilinx::AIE::AIETranslateToXAIEV2(ModuleOp module,
565573
auto init = lock.getInit();
566574
if (init)
567575
output << "__mlir_aie_try(XAie_LockSetValue(" << deviceInstRef << ", "
568-
<< tileLocStr(col, row) << ", " << "XAie_LockInit(" << lockID
569-
<< ", " << *init << ")));\n";
576+
<< tileLocStr(col, row) << ", "
577+
<< "XAie_LockInit(" << lockID << ", " << *init << ")));\n";
570578
});
571579
output << "return XAIE_OK;\n";
572580
output << "} // mlir_aie_initialize_locks\n";
@@ -646,10 +654,13 @@ mlir::LogicalResult xilinx::AIE::AIETranslateToXAIEV2(ModuleOp module,
646654
output << "__mlir_aie_try(XAie_StrmPktSwMstrPortEnable(" << deviceInstRef
647655
<< ", " << tileLocStr("x", "y") << ", "
648656
<< wireBundleToPortType(connectOp.getDestBundle()) << ", "
649-
<< connectOp.destIndex() << ", " << "/* drop_header */ "
657+
<< connectOp.destIndex() << ", "
658+
<< "/* drop_header */ "
650659
<< (isdma ? "XAIE_SS_PKT_DROP_HEADER"
651660
: "XAIE_SS_PKT_DONOT_DROP_HEADER")
652-
<< ", " << "/* arbiter */ " << arbiter << ", " << "/* MSelEn */ "
661+
<< ", "
662+
<< "/* arbiter */ " << arbiter << ", "
663+
<< "/* MSelEn */ "
653664
<< "0x" << llvm::utohexstr(mask) << "));\n";
654665
}
655666

@@ -669,12 +680,14 @@ mlir::LogicalResult xilinx::AIE::AIETranslateToXAIEV2(ModuleOp module,
669680
output << "__mlir_aie_try(XAie_StrmPktSwSlaveSlotEnable("
670681
<< deviceInstRef << ", " << tileLocStr("x", "y") << ", "
671682
<< wireBundleToPortType(connectOp.getSourceBundle()) << ", "
672-
<< connectOp.sourceIndex() << ", " << "/* slot */ " << slot
673-
<< ", " << "/* packet */ "
674-
<< packetStr(slotOp.valueInt(), /*type*/ 0) << ", "
675-
<< "/* mask */ " << "0x" << llvm::utohexstr(slotOp.maskInt())
676-
<< ", " << "/* msel */ " << msel << ", " << "/* arbiter */ "
677-
<< arbiter << "));\n";
683+
<< connectOp.sourceIndex() << ", "
684+
<< "/* slot */ " << slot << ", "
685+
<< "/* packet */ " << packetStr(slotOp.valueInt(), /*type*/ 0)
686+
<< ", "
687+
<< "/* mask */ "
688+
<< "0x" << llvm::utohexstr(slotOp.maskInt()) << ", "
689+
<< "/* msel */ " << msel << ", "
690+
<< "/* arbiter */ " << arbiter << "));\n";
678691
slot++;
679692
}
680693
}

0 commit comments

Comments
 (0)