Skip to content

Issues: Xilinx/mlir-aie

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort

Issues list

Allow choosing allocation scheme per tile enhancement New feature or request
#1985 opened Dec 17, 2024 by AndraBisca
Potential Errors with Linking Object FIFO's with different sizes with Transfomations bug Something isn't working triaged This has been looked at and triaged
#1980 opened Dec 16, 2024 by iavssw
Some questions about the number of Compute tiles? triaged This has been looked at and triaged
#1964 opened Dec 10, 2024 by ngdymx
Error when running whole_array
#1954 opened Dec 3, 2024 by AJ-RR
"Per column" device types for npu2 (Strix) enhancement New feature or request good first issue Good for newcomers
#1949 opened Dec 2, 2024 by jgmelber
Remove unnecessary custom printers and parsers from AIEVec ops good first issue Good for newcomers quality Improve code quality: maintainability, cleanup, code reorganization.
#1894 opened Oct 31, 2024 by jsetoain
Port PR #807 from iree-amd-aie
#1857 opened Oct 21, 2024 by jsetoain
How to convert AFFine to AIEvecde?
#1833 opened Oct 14, 2024 by pyl3000
ProTip! Updated in the last three days: updated:>2024-12-20.