Skip to content

Treat STM32F411 like STM32F401 for clock setup - #1 #8

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Merged
merged 1 commit into from
Nov 1, 2025
Merged

Treat STM32F411 like STM32F401 for clock setup - #1 #8

merged 1 commit into from
Nov 1, 2025

Conversation

@YanceyA
Copy link
Owner

@YanceyA YanceyA commented Nov 1, 2025

Summary

  • treat the STM32F411 configuration the same as the STM32F401 for peripheral clock dividers
  • ensure the STM32F411 uses the STM32F40x PLL setup path with pllp = 4 to maintain the 96 MHz SYSCLK and 48 MHz USB clock

Testing

  • not run (not requested)

https://chatgpt.com/codex/tasks/task_e_69057cb165688333b9a50db7bbc1d87f

@YanceyA YanceyA changed the title Treat STM32F411 like STM32F401 for clock setup Treat STM32F411 like STM32F401 for clock setup - #1 Nov 1, 2025
@YanceyA YanceyA changed the base branch from master to STM32F411_support November 1, 2025 03:42
@YanceyA YanceyA merged commit 747f332 into STM32F411_support Nov 1, 2025
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

No reviews

Assignees

No one assigned

Labels

codex

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

2 participants

@YanceyA