-
Notifications
You must be signed in to change notification settings - Fork 69
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Signed-off-by: Pavel Pisa <[email protected]>
- Loading branch information
Showing
3 changed files
with
37 additions
and
2 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
|
@@ -3,7 +3,7 @@ cmake_policy(VERSION 3.10) | |
|
||
project(QtRVSim | ||
LANGUAGES C CXX | ||
VERSION 0.9.5 | ||
VERSION 0.9.6 | ||
DESCRIPTION "RISC-V CPU simulator for education purposes") | ||
|
||
set(KAREL_KOCI "Karel Koci <[email protected]>") | ||
|
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,3 +1,33 @@ | ||
qtrvsim (0.9.6-1) unstable; urgency=medium | ||
|
||
* GUI: add reset widows menu entry to restore default windows layout | ||
* Machine: extend CSR support to pass rv32mi-p-mcsr and rv64mi-p-mcsr official test | ||
* Machine: serial port interrupts reworked for RISC-V as platform irq 16 and 17 | ||
* GUI: RISC-V ACLINT MTIMER mapping added into resources/samples/template.S | ||
* Machine: implemented RISC-V A extension for RV32IMA/RV64IMA support | ||
* GUI: the XLEN, atomic and multiply options available in new simulation dialog | ||
* GUI: update registers and CSR views for bare RV64IMA support | ||
* Machine and GUI: simple level 2 cache implementation | ||
* GUI: increase cache set count limit to 1024 | ||
* CLI: add isa-variant, cycle-limit and l2-cache options | ||
* CLI: dump-ranges allows to use symbols even from internal assembly | ||
* Memory: correctly propagate external/DMA changes to GUI | ||
* Machine: where possible, re-implement pseudo instructions by aliase tables | ||
* os_emulation: resolve problem with write and read from/to stack area on RV32 | ||
* GUI: fix double free of children widgets in control register widget | ||
* GUI: refactor gui source file to tree structure | ||
* GUI: program view - collapse address and breakpoint if space is limited | ||
* GUI: split central widget tabs to coreview and editor | ||
* GUI: editor line numbers and highlight error in the editor on message click | ||
* GUI: editor toggle comment (ctrl+/) | ||
* GUI: ensure that all lines of external make process output are processed | ||
* os_emulation: correct ftruncate syscall arguments for 64 and 32-bit ABI | ||
* Update README.md to document interrupt, trap, ACLINT+MTIMER and AMO support | ||
* CI: drop support for Ubuntu 18 | ||
* Project: bump to c++17 | ||
|
||
-- Pavel Pisa <[email protected]> Mon, 11 Dec 2023 11:12:15 +0100 | ||
|
||
qtrvsim (0.9.5-1) unstable; urgency=medium | ||
|
||
* Machine: use cvector in instruction args to spedup decoding | ||
|