순차정렬 후 중앙값 구하는 embedded hardware
- verilog module & testbench
- Xlinx CORE Generator: dual port SRAM
- ModelSim : Simulation
- Xlinx ISE: RTL Synthesis by XST
-
Notifications
You must be signed in to change notification settings - Fork 0
dbsdlqls/2021-1_EmbeddedSystem
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published