Skip to content

Pull requests: diffblue/hw-cbmc

New pull request New
56 Open 1,604 Closed
56 Open 1,604 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Verilog: index order for packed arrays Verilog
#1726 opened Mar 11, 2026 by kroening Loading…
Verilog: implement $size system function Verilog
#1725 opened Mar 11, 2026 by kroening Loading…
SystemVerilog: enforce packed requirements Verilog
#1724 opened Mar 11, 2026 by kroening Loading…
Verilog: fix increment direction of sized unpacked arrays Verilog
#1723 opened Mar 11, 2026 by kroening Loading…
Verilog: conversion of packed arrays to vectors Verilog
#1722 opened Mar 11, 2026 by kroening Loading…
Verilog: combine enum, struct, union decay into one method cleanup Verilog
#1721 opened Mar 11, 2026 by kroening Loading…
SystemVerilog: assignment patterns for vector types Verilog
#1720 opened Mar 11, 2026 by kroening Loading…
SystemVerilog: lowering for union member access Verilog
#1713 opened Mar 11, 2026 by kroening • Draft
1
Verilog: fix bit mapping for member access on packed unions
#1712 opened Mar 10, 2026 by kroening • Draft
class interface for flex
#1695 opened Mar 4, 2026 by kroening • Draft
2
SystemVerilog: detect import conflicts Verilog
#1693 opened Mar 3, 2026 by kroening • Draft
2
BDD engine: project away inputs engines
#1687 opened Mar 1, 2026 by kroening • Draft
SystemVerilog queue benchmarks Tests Verilog
#1634 opened Feb 10, 2026 by kroening • Draft
nondet elimination for AIGs engines
#1612 opened Feb 1, 2026 by kroening • Draft
AIG simplifier using equivalences
#1605 opened Jan 26, 2026 by kroening • Draft
1
bv_varidt now has next member engines
#1586 opened Jan 12, 2026 by kroening • Draft
1
SMV: remove legacy grammar rules cleanup ebmc 6.0 To be added for ebmc 6.0 release SMV
#1503 opened Dec 20, 2025 by kroening • Draft
Verilog: use instance_array for width of primitive gates cleanup Verilog
#1501 opened Dec 20, 2025 by kroening Loading…
1
Generate vcd for all cover statements ebmc 6.0 To be added for ebmc 6.0 release
#1493 opened Dec 16, 2025 by ShashankVM Loading…
1
2
SystemVerilog: sequence and property ports Verilog
#1436 opened Nov 24, 2025 by kroening • Draft
Make the counter synthesizable, update comment
#1414 opened Nov 15, 2025 by ShashankVM • Draft
1
SMV: pre-traversal identifier conversion SMV
#1409 opened Nov 12, 2025 by kroening • Draft
SMV output: use IVAR
#1396 opened Nov 9, 2025 by kroening • Draft
SMV: use NuSMV's operator precedence ebmc 6.0 To be added for ebmc 6.0 release SMV
#1382 opened Nov 2, 2025 by kroening • Draft
3
netlist conversion: replace recursion by explicit stack engines
#1373 opened Oct 29, 2025 by kroening • Draft
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.