Skip to content

Implement RISC-V Vector 1.0 kernels #774

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 6 commits into from
Nov 3, 2024

use segmented store in rotator2 rvvseg implementation

8e88f1e
Select commit
Loading
Failed to load commit list.
Merged

Implement RISC-V Vector 1.0 kernels #774

use segmented store in rotator2 rvvseg implementation
8e88f1e
Select commit
Loading
Failed to load commit list.
DCO / DCO succeeded Oct 31, 2024 in 1s

DCO

All commits are signed off!

View more details on DCO