Skip to content

Commit

Permalink
Fix title
Browse files Browse the repository at this point in the history
  • Loading branch information
@hpretl
hpretl committed Oct 31, 2024
1 parent 21e3d16 commit 2743bc2
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion README.md
View file
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# Simple SPI Test
# Minilogix

(c) 2024 Harald Pretl, Institute for Integrated Circuits, Johannes Kepler University, Linz, Austria

Expand Down

0 comments on commit 2743bc2

Please sign in to comment.