Skip to content

Verilog behavioral description of various memories

License

Notifications You must be signed in to change notification settings

josejsarmento/iob-mem

 
 

Repository files navigation

IOb-mem

Test all memory modules

From the top directory, type make.

Test a specific memory module

Go to the memory folder and type make.

Simulate a specific memory module

In the memory folder, type make sim.

Parameter configuration

For specific memory modules, there are parameters that can be configured.

RAM: RAM=1 to use RAM; RAM=0 otherwise (default).

R: R=1 for READ_DATA > WRITE_DATA; R=0 otherwise (default).

About

Verilog behavioral description of various memories

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 92.1%
  • Makefile 6.4%
  • C 1.3%
  • SystemVerilog 0.2%