We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
(WIP) an Esterel to Verilog compiler
WIP
TODO: