Search results

Help wanted - adding new backend to fusesoc/edalize

Status: Open.

#738 In olofk/fusesoc;

· svenka3 opened on Mar 6, 2025

Synchronizing core and git repository version

Status: Open.

#736 In olofk/fusesoc;

· ttsmit opened on Feb 25, 2025

[BUG REPORT] If core name starts with <code>c_</code>, files in filesets cannot be found

Status: Open.

#733 In olofk/fusesoc;

· amal-araweelo opened on Feb 19, 2025

YOSYS tcl template cross-calling

Status: Open.

#732 In olofk/fusesoc;

· tarik-ibrahimovic opened on Feb 16, 2025

Skip synthesis stage when generate binary

Status: Open.

#729 In olofk/fusesoc;

· leajalil opened on Feb 7, 2025

Question: get all the dependencies and dependency graph

Status: Open.

#725 In olofk/fusesoc;

· ahmaddehghani opened on Jan 22, 2025

Question: Cache Synthesis Results of Xilinx IP

Status: Open.

#719 In olofk/fusesoc;

· maximiliankir opened on Jan 8, 2025

Fusesoc gets stuck when I add core with version that has <code>-dev</code> appendix

Status: Open.

#716 In olofk/fusesoc;

· rbrglez opened on Dec 26, 2024

fusesoc and ghdl fail to build when logical_name is used

Status: Open.

#707 In olofk/fusesoc;

· stdefeber opened on Oct 4, 2024

Missing fields for Spyglass options in CAPI2 format

Status: Open.

#705 In olofk/fusesoc;

· amal-araweelo opened on Sep 20, 2024

How to mark systemVerilog file as library file

Status: Open.

#703 In olofk/fusesoc;

· desorya opened on Sep 11, 2024

Declaratively specify and pull dependencies

Status: Open.

#701 In olofk/fusesoc;

· yousifBilal opened on Aug 19, 2024