-
Notifications
You must be signed in to change notification settings - Fork 97
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Bit of an explanation on this line. #181
Comments
You are reading the ISA correctly, these MSR bits are reserved. |
Remember that the Power ISA AS permits implementation-specific extensions to the architecture. At this point I can only tell you that bit 1 does need to be zero for Hostboot and OPAL. |
Things might be getting a bit more open going forward. |
@hanetzer see https://archive.midrange.com/mi400/200502/msg00004.html for a good starting point. You might want to plow through that mailing list archive if you want to know more about tags active mode. |
@hanetzer See here: https://www.devever.net/~hl/ppcas |
Will do, thanks.
Thankya, I actually have this open in a tab at my home workstation. |
@hanetzer: if you want to play with IBM i you can always pop into ##ibmi on freenode or on r/IBMiHUG. There’s a few semi-public machines people operate. |
hostboot/src/kernel/start.S
Line 36 in 5825828
So, this line says it clears
MSR[TA] (bit 1)
but Power ISA Version 3.0 B pg. 943 states thatbits 1-2 of the MSR are 'reserved', and there is no bit I can see called
TA
. I was hopingsomeone could elaborate on this, or let me know I'm interpreting it wrong.
The text was updated successfully, but these errors were encountered: