Skip to content

UCT/IB: Use relaxed ordering for Intel Emerald Rapids CPUs#10955

Merged
brminich merged 2 commits intoopenucx:masterfrom
tvegas1:ib_relaxed_intel
Jan 9, 2026
Merged

UCT/IB: Use relaxed ordering for Intel Emerald Rapids CPUs#10955
brminich merged 2 commits intoopenucx:masterfrom
tvegas1:ib_relaxed_intel

Conversation

@tvegas1
Copy link
Contributor

@tvegas1 tvegas1 commented Oct 16, 2025

What?

Register memory with relaxed ordering flag on Intel Emerald Rapids.

Why?

Without IBV_ACCESS_RELAXED_ORDERING, traffic can take different PCIe path with BW ~16GB/s instead of >40GB/s.

Workaround without this PR: UCX_IB_PCI_RELAXED_ORDERING=y
Check CPU: ucx_info -s | grep CPU

Internal: 5572179

iyastreb
iyastreb previously approved these changes Oct 17, 2025
@tvegas1
Copy link
Contributor Author

tvegas1 commented Jan 5, 2026

/azp run UCX PR

@azure-pipelines
Copy link

Azure Pipelines successfully started running 1 pipeline(s).

@tvegas1
Copy link
Contributor Author

tvegas1 commented Jan 6, 2026

@yosefe, @brminich shall we go ahead with merge?

@brminich brminich merged commit 5f64b52 into openucx:master Jan 9, 2026
147 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants