applications: nrf_desktop: Align RRAM configuration for nRF54L15 PDK

Change aligns RRAM configuration for nRF54L15 PDK. The application does not use cpuflpr core, so whole memory can be used by cpuapp. Jira: NCSDK-27508 Signed-off-by: Marek Pieta <[email protected]>
rlubos · May 21, 2024 · c083d30 · c083d30
1 parent 55a11d9
commit c083d30
Show file tree

Hide file tree

Showing 3 changed files with 20 additions and 0 deletions.
diff --git a/...onfiguration/nrf54l15pdk_nrf54l15_cpuapp/boards/nrf54l15pdk_nrf54l15_cpuapp_0_2_1.overlay b/...onfiguration/nrf54l15pdk_nrf54l15_cpuapp/boards/nrf54l15pdk_nrf54l15_cpuapp_0_2_1.overlay
@@ -9,6 +9,11 @@
 	status = "okay";
 };
 
+/* Application does not use cpuflpr core. Assign whole RRAM to cpuapp. */
+&cpuapp_rram {
+	reg = < 0x0 DT_SIZE_K(1524) >;
+};
+
 / {
 	/* Disable pwmleds and redefine them to align configuration with CAF LEDs requirements.
 	 * The configuration needs to match the used board revision (v0.2.0).

diff --git a/...onfiguration/nrf54l15pdk_nrf54l15_cpuapp/boards/nrf54l15pdk_nrf54l15_cpuapp_0_3_0.overlay b/...onfiguration/nrf54l15pdk_nrf54l15_cpuapp/boards/nrf54l15pdk_nrf54l15_cpuapp_0_3_0.overlay
@@ -11,6 +11,11 @@
 	status = "okay";
 };
 
+/* Application does not use cpuflpr core. Assign whole RRAM to cpuapp. */
+&cpuapp_rram {
+	reg = < 0x0 DT_SIZE_K(1524) >;
+};
+
 / {
 	/* Disable pwmleds and redefine them to align configuration with CAF LEDs requirements.
 	 * The configuration needs to match the used board revision (v0.3.0).

diff --git a/...cations/nrf_desktop/configuration/nrf54l15pdk_nrf54l15_cpuapp/child_image/mcuboot.overlay b/...cations/nrf_desktop/configuration/nrf54l15pdk_nrf54l15_cpuapp/child_image/mcuboot.overlay
@@ -0,0 +1,10 @@
+/*
+ * Copyright (c) 2024 Nordic Semiconductor ASA
+ *
+ * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
+ */
+
+/* Application does not use cpuflpr core. Assign whole RRAM to cpuapp. */
+&cpuapp_rram {
+	reg = < 0x0 DT_SIZE_K(1524) >;
+};